

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











Wireless Components

2 Band TV Tuner Mixer-Oscillator-PLL with balanced IF-Amplifier TUA6020 Version 1.2

Specification April 2000

Revision History: Current Version: 04.00						
Previous Vers	Previous Version:Target Data Sheet					
Page (in previous Version)	(in previous (in current					
5-8, 5-9	5-8, 5-9	oscillator phase noise data				
all	all	status: target to preliminary				
5-27		Input impedance of VHF mixer				
5-29	5-29 Output impedance of IF output					

ABM®, AOP®, ARCOFI®, BA, ARCOFI®-BA, ARCOFI®-SP, DigiTape®, EPIC®-1, EPIC®-S, ELIC®, FALC®54, FALC®56, FALC®-E1, FALC®-LH, IDEC®, IOM®, IOM®-1, IOM®-2, IPAT®-2, ISAC®-P, ISAC®-S, ISAC®-S TE, ISAC®-P TE, ITAC®, IWE®, MUSAC®-A, OCTAT®-P, QUAT®-S, SICAT®, SICOFI®, SICOFI®-2, SICOFI®-4, SICOFI®-4μC, SLICOFI® are registered trademarks of Infineon Technologies AG.

ACE™, ASM™, ASP™, POTSWIRE™, QuadFALC™, SCOUT™ are trademarks of Infineon Technologies AG.

Edition 03.04.00 Published by Infineon Technologies AG Balanstraße 73, 81541 München

© Infineon Technologies AG 03.04.00. All Rights Reserved.

Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies AG is an approved CECC manufacturer.

Packing

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components¹ of the Infineon Technologies AG, may only be used in life-support devices or systems² with the express written approval of the Infineon Technologies AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.




Product Info

Product Info

General Description

The **TUA6020** is a 5 V mixer/oscillator and synthesizer for analog and digital TV and VCR tuners.

Package



Features General

- Suitable for analog and digital terrestrial TV tuner
- Full ESD protection

Mixer/Oscillator

- High impedance mixer input for LOW/MID band
- Low impedance mixer input for HIGH band
- 4 pin oscillator for LOW/MID band
- 4 pin oscillator for HIGH band

IF-Amplifier

- balanced SAW preamplifier
- Low output impedance

PLL

- PLL with short lock-in time
- High voltage VCO tuning output

- Fast I²C bus
- 3 NPN bandswitch buffers
- Internal LOW-MID/HIGH switch
- Lock-in flag
- Power-down reset
- Programmable reference divider ratios: 24, 64, 80, 128
- Programmable charge pump current

Application

■ The IC is suitable for PAL tuner in TV- and VCR-sets or set-top receivers for analog TV and Digital Video Broadcasting.

Ordering Information

Туре	Ordering Code	Package
TUA6020	Q67037-A1127-A701 (tape and reel)	P-TSSOP-28-1

Table of Contents

Table of Contents	1-1
Product Description General Description Features Application Package Outlines	2-2 2-2 2-3
Functional Description. Pin Configuration Internal Pin Configuration Block Diagram Circuit Description.	3-2 3-3 3-7
Applications	4-2
Reference Electrical Data. Absolute Maximum Ratings Operating Range AC/DC Characteristics	5-2 5-2 5-4
Programming e 5-4 Bit Allocation Read / Write e 5-5 Description of symbols e 5-6 Address selection e 5-7 Test modes e 5-8 Reference divider ratio e 5-9 IC frequency range selection	. 5-10 . 5-10 . 5-11 . 5-11
I2C Bus Timing Diagram	. 5-12
Test Circuits	. 5-13 . 5-13 . 5-14 . 5-14
	Product Description General Description Features Application Package Outlines Functional Description. Pin Configuration Internal Pin Configuration Block Diagram Circuit Description. Applications Evaluation board, PAL application Evaluation board, low phase noise application. Reference Electrical Data. Absolute Maximum Ratings Operating Range AC/DC Characteristics Programming 5-4 Bit Allocation Read / Write 5-5 Description of symbols. 5-6 Address selection 5-7 Test modes 6-8 Reference divider ratio. 6-9 IC frequency range selection 12C Bus Timing Diagram. Test Circuits Gain (GV) test Set-up in LOW/MID band Gain (GV) test Set-up in HIGH band Matching circuit for optimum noise figure in LOW/MID band







Table of Contents

5.4.6	Cross modulation Test Set-up in LOW/MID band5-15
5.4.7	Cross modulation Test Set-up in HIGH band 5-16
5.4.8	Measurement of fref and fdiv
5.5	Electrical Diagrams5-17
5.5.1	Input admittance (S11) of the LOW/MID band mixer input 5-17
5.5.2	Input impedance (S11) of the HIGH band mixer input 5-17
5.5.3	Output admittance (S22) of the Mixer output
5.5.4	Output impedance (S22) of the IF output

Product Description

Con	Contents of this Chapter					
2.1	General Description	. 2-2				
2.2	Features	. 2-2				
2.3	Application	. 2-3				
0.4	Package Outlines	0.0				





2.1 General Description

The **TUA6020** device combines a digitally programmable phase locked loop (PLL), with a mixer-oscillator block including two balanced mixers and oscillators for use in TV and VCR tuners.

The PLL block with four selectable chip addresses forms a digitally programmable phase locked loop. With a 4 MHz quartz crystal, the PLL permits precise setting of the frequency of the tuner oscillator up to 1024 MHz in increments of 31.25, 50, 62.5 or 166.7 kHz. The tuning process is controlled by a microprocessor via an I^2C bus. The device has three output ports. A flag is set when the loop is locked. It can be read by the processor via the I^2C bus.

The mixer-oscillator block includes two balanced mixers (one mixer with high-impedance input and one mixer with a balanced low-impedance input), two frequency and amplitude-stable balanced oscillators for LOW/MID and HIGH, an IF amplifier, a low-noise reference voltage source, and a band switch.

2.2 Features

General

- Suitable for analog and digital terrestrial TV tuner
- Full ESD protection

Mixer/Oscillator

- High impedance mixer input for LOW/MID band
- Low impedance mixer input for HIGH band
- 4 pin oscillator for LOW/MID band
- 4 pin oscillator for HIGH band

IF-Amplifier

- balanced SAW preamplifier
- Low output impedance

PLL

- PLL with short lock-in time
- High voltage VCO tuning output
- Fast I²C bus
- 3 NPN bandswitch buffers
- Internal LOW-MID/HIGH switch
- Lock-in flag
- Power-down reset



Product Description


- Programmable reference divider ratios: 24, 64, 80, 128
- Programmable charge pump current

2.3 Application

■ The IC is suitable for PAL tuners in TV- and VCR-sets or set-top receivers for analog TV and **D**igital **V**ideo **B**roadcasting.

2.4 Package Outlines

P-TSSOP-28-1




- 1) Does not include plastic or metal protrusion of 0.15 max. per side
- 2) Does not include dambar protrusion

Cont	ents of this Chapter	
3.1	Pin Configuration	3-2
3.2	Internal Pin Configuration	3-3
3.3	Block Diagram	3-7
3.4.1	Circuit Description	3-8
	IOC Due Interface	



3.1 Pin Configuration



Pin_confi

Figure 3-1 Pin Configuration



3.2 Internal Pin Configuration

Table 3-1 Pin Definition and Function					
Pin No.	Symbol	Equivalent I/O-Schematic	Average D	C voltage	
			LOW/MID	HIGH	
1	HIGHIN		0.0 V	0.9 V	
2	HIGHIN	2	0.0 V	0.9 V	
3	LOW/MIDIN	3	1.8 V	0.0 V	
4	VCC	supply voltage	5.0 V	5.0 V	
5	MIXOUT	IF Amp.	3.8 V	3.8 V	
6	MIXOUT	5 Oscillator	3.8 V	3.8 V	
7	PLLGND	digital ground	0.0 V	0.0 V	



Table 3-1 Pin Definition and Function (continued)					
Pin No.	Symbol	Equivalent I/O-Schematic	Average D	C voltage	
			LOW/MID	HIGH	
8	SDA	8	n.a.	n.a.	
9	SCL	9	n.a.	n.a.	
10	AS	10	V _{AS}	V _{AS}	
11	XTAL	11	3.0 V	3.0 V	




Table 3-1 Pin Definition and Function (continued)					
Pin No.	Symbol	Equivalent I/O-Schematic	C voltage		
			LOW/MID	HIGH	
12	PHIGH		5 V	V _{CE}	
		12			
13	PLOW	13	5 V or V _{CE}	5 V	
14	PMID	<u> </u>	5 V or V _{CE}	5 V	
15	СР		1.9 V	1.9 V	
		15			
16	VT	16	V _T	V_{T}	
		<u> </u>			
17	ĪFOUT		2.3 V	2.3 V	
		17 - 18			
18	IFOUT		2.3 V	2.3 V	
		$\nabla \nabla$			
		_			
19	VCC	supply voltage	5.0 V	5.0 V	
20	RFGND	analog ground	0.0 V	0.0 V	



Table 3-1 Pin Definition and Function (continued)						
Pin No.	Symbol	Symbol Equivalent I/O-Schematic	Average DC voltage			
			LOW/MID	HIGH		
21	OSCLOW/ MIDIN	h h	1.6 V	0.0 V		
22	OSCLOW/ MIDOUT	22 23 24	2.3 V	0.0 V		
23	OSCLOW/ MIDOUT		2.3 V	0.0 V		
24	OSCLOW/ MIDIN	<u> </u>	1.6 V	0.0 V		
25	OSCHIGHIN	1 1	0.0 V	1.6 V		
26	OSCHIG- HOUT	фф	0.0 V	2.8 V		
27	OSCHIG- HOUT	26 27	0.0 V	2.8 V		
28	OSCHIGHIN	25 28	0.0 V	1.6 V		



3.3 Block Diagram



Block Diagram

Wireless Components 3 - 7 Specification, April 2000

Figure 3-2

Block_diag



3.4 Circuit Description

3.4.1 Mixer-Oscillator block

The mixer oscillator section includes two balanced mixers (double balanced mixer), two balanced oscillators for LOW/MID and HIGH, an IF amplifier, a reference voltage source and a band switch.

Filters between tuner input and IC separate the TV frequency signals into two bands. The band switching in the tuner front-end is done by using two or three port outputs. In the selected band the signal passes a tuner input stage with MOSFET amplifier, a double-tuned bandpass filter and is then fed to the balanced mixer input of the IC which has in case of LOW / MID a high-impedance input and in case of HIGH a low-impedance input. The input signal is mixed there with the signal from the activated on chip oscillator to the IF frequency which is filtered out at the balanced high-impedance output pair by means of a parallel tuned circuit. The following SAW preamplifier has a low output impedance to drive the SAW filter directly.

3.4.2 PLL block

The oscillator signal is internally DC-coupled as a differential signal to the programmable divider inputs. The signal subsequently passes through a programmable divider with ratio N = 256 through 32767 and is then compared in a digital frequency / phase detector to a reference frequency $f_{ref} = 31.25, 50, 62.5$ or 166.7 kHz.This frequency is derived from an unbalanced, low-impedance 4 MHz crystal oscillator (pin XTAL) divided by R = 128, 80, 64 or 24.

The phase detector has two outputs that drive two current sources of opposite polarity as charge pump. If the negative edge of the divided VCO signal appears prior to the negative edge of the reference signal, the positive current source pulses for the duration of the phase difference. In the reverse case the I- current source pulses. If the two signals are in phase, the charge pump output (CP) goes into the high-impedance state (PLL is locked). An active low-pass filter integrates the current pulses to generate the tuning voltage for the VCO (internal amplifier, external pull-up resistor at TUNE and external RC circuitry). The charge pump output is also switched into the high-impedance state if the control bits T0 = 1 and T1 = 0. Here it should be noted, however, that the tuning voltage can alter over a long period in the high-impedance state as a result of self-discharge in the peripheral circuitry. TUNE may be switched off by the control bit OS to allow external adjustments.

If the VCO is not oscillating the PLL locks to a tuning voltage of 33V (V_{TH}).

By means of control bit CP the pump current can be switched between two values by software. This programmability permits alteration of the control response time of the PLL in the locked-in state. In this way different VCO gains can be compensated, for example.



The software-switched ports PLOW, PMID and PHIGH are general-purpose open-collector outputs. The test bits T0=0 and T1=1, switch the test signals fref (i.e.fXTAL / 64) and fdiv (divided input signal) to PMID and PLOW respectively.

The lock detector resets the lock flag FL if the width of the charge pump current pulses is wider than the period of the crystal oscillator (i.e. 250 ns). Hence, if FL = 1, the maximum deviation of the input frequency from the programmed frequency is given by

$$\Delta f = \pm I_P * (K_{VCO} / f_{XTAL}) * (C1+C2) / (C1*C2)$$

where I_P is the charge pump current, K_{VCO} the VCO gain, f_{XTAL} the crystal oscillator frequency and C1, C2 the capacitances in the loop filter (see Figure 4-1 Evaluation board, PAL application on page 2). As the charge pump pulses at i.e. 62.5 kHz (= f_{ref}), it takes a maximum of 16 μ s for FL to be reset after the loop has lost lock state.

Once FL has been reset, it is set only if the charge pump pulse width is less than 250 ns for eight consecutive f_{ref} periods. Therefore it takes between 128 and 144 μs for FL to be set after the loop regains lock.

3.4.3 I²C-Bus Interface

Data is exchanged between the processor and the PLL via the I^2C bus. The clock is generated by the processor (input SCL), while pin SDA functions as an input or output depending on the direction of the data (open collector, external pull-up resistor). Both inputs have hysteresis and a low-pass characteristic, which enhance the noise immunity of the I^2C bus.

The data from the processor pass through an I²C bus controller. Depending on their function the data are subsequently stored in registers. If the bus is free, both lines will be in the marking state (SDA, SCL are HIGH). Each telegram begins with the start condition and ends with the stop condition. Start condition: SDA goes LOW, while SCL remains HIGH. Stop condition: SDA goes HIGH while SCL remains HIGH. All further information transfer takes place during SCL = LOW, and the data is forwarded to the control logic on the positive clock edge.

The table "Bit Allocation" (see Table 5-4 Bit Allocation Read / Write on page 10) should be referred to the following description. All telegrams are transmitted byte-by-byte, followed by a ninth clock pulse, during which the control logic returns the SDA line to LOW (acknowledge condition). The first byte is comprised of seven address bits. These are used by the processor to select the PLL from several peripheral components (chip select). The LSB bit (R/W) determines whether data are written into (R/W = 0) or read from (R/W = 1) the PLL.

In the data portion of the telegram during a WRITE operation, the MSB bit of the first or third data byte determines whether a divider ratio or control information is to follow. In each case the second byte of the same data type has to follow the first byte.



If the address byte indicates a READ operation, the PLL generates an acknowledge and then shifts out the status byte onto the SDA line. If the processor generates an acknowledge, a further status byte is output; otherwise the data line is released to allow the processor to generate a stop condition. The status word consists the lock flag and the power-on flag.

Four different chip addresses can be set by appropriate DC level at pin AS (see Table 5-6 Address selection on page 11).

While applying the supply voltage, a power-on reset circuit prevents the PLL from setting the SDA line to LOW, which would block the bus. The power-on reset flag POR is set at power-on and when V_{CC} falls below 3.2 V. It will be reset at the end of a READ operation.

4 Applications


Cont	citis of this Chapter	
4.1	Evaluation board, PAL application	4-2

4.2 Evaluation board, low phase noise application......4-3



Applications

4.1 Evaluation board, PAL application



Application Circuit

Figure 4-1 Evaluation board, PAL application


Table 4-1 Recommended band limits in MHz					
	RF i	nput	Oscillat		
	min	max	min	max	
LOW	48.25	140.25	87.15	179.15	
MID	147.25	423.25	186.15	462.15	
HIGH	431.25	855.25	470.15	894.15	

Table 4-1 Coils							
	turns	Ø	wire Ø				
L1	1.5	2.4 mm	0.5 mm				
L2	2.5	3 mm	0.5 mm				
L3	8.5	3.2 mm	0.5 mm				
L4	14.5	4 mm	0.3 mm				
*)	TOKO B4F Type 617DB-1023						
**)	TOKO 7KL600 GCS-A1010DX						



Applications

4.2 Evaluation board, low phase noise application



Application Circuit digital

Figure 4-2 Evaluation board, low phase noise application

Table 4-1	Recommended band limits in MHz							
	RF input		Oscillator					
			min	max				
LOW	48.25	140.25	87.15	179.15				
MID	147.25	423.25	186.15	462.15				
HIGH	431.25	855.25	470.15	894.15				

Table 4-1 Coils							
	turns	Ø	wire Ø				
L1	1.5	2.4 mm	0.5 mm				
L2	2.5	3 mm	0.5 mm				
L3	8.5	3.2 mm	0.5 mm				
L4	14.5	4 mm	0.3 mm				
*)	TOKO B4F Type 617DB-1023						
**)	TOKO 7KL600 GCS-A1010DX						

Cor	ntents of this Chapter	
5.1.	Electrical Data	5-2
Tab Tab Tab Tab	Programming le 5-4 Bit Allocation Read / Write le 5-5 Description of symbols. le 5-6 Address selection le 5-7 Test modes le 5-8 Reference divider ratio. le 5-9 IC frequency range selection	5-10 5-10 5-11 5-11
5.3	I2C Bus Timing Diagram	5-12
5.4. 5.4. 5.4. 5.4. 5.4.	Test Circuits 1 Gain (GV) test Set-up in LOW/MID band 2 Gain (GV) test Set-up in HIGH band 3 Matching circuit for optimum noise figure in LOW/MID band 4 Noise Figure Test Set-up in LOW/MID band 5 Noise Figure Test Set-up in HIGH band 6 Cross modulation Test Set-up in LOW/MID band 7 Cross modulation Test Set-up in HIGH band 8 Measurement of fref and fdiv	5-13 5-14 5-14 5-15 5-15
5.5.	Electrical Diagrams	5-17 5-17 5-18



5.1 Electrical Data

5.1.1 Absolute Maximum Ratings



WARNING

The maximum ratings may not be exceeded under any circumstances, not even momentarily and individually, as permanent damage to the IC may result.

Parameter 1).	Symbol	Limit '	Values	Unit	Remarks	
		min	max			
Supply voltage	V _{CC}	-0.3	6	V		
Junction temperature	T_J		+150	°C		
Storage temperature	T _{Stg}	-40	+125	°C		
Thermal resistance (junction to ambient)	R _{thJA}		120	K/W		
PLL						
CP	V _{CP}	-0.3	3	V		
	I _{CP}		1	mA		
Crystal oscillator pin XTAL	V _{XTAL}		V _{CC}	V		
	I _{XTAL}	-5		mA		
Bus input/output SDA	V _{SDA}	-0.3	V _{CC}	V		
Bus output current SDA	I _{SDA(L)}		5	mA	open collector	
Bus input SCL	V _{SCL}	-0.3	V _{CC}	V		
Chip address switch AS	V _{AS}	-0.3	V _{CC}	V		
Tuning voltage output (loop filter)	V _T	-0.3	35	V		
Port outputs PLOW, PMID, PHIGH	V _P	-0.3	V _{CC}	V		
	I _{P(L)}	-1	25	mA	t _{max} = 0.1 sec. at 5.5 V	
Total port output current	$\Sigma I_{P(L)}$		40	mA	t _{max} = 0.1 sec. at 5.5 V	
Mixer-Oscillator						
Mixer inputs LOW/MID	V _i	-0.3	3	V		
Mixer inputs HIGH	V _i		2	V		
	l _i	-5	6	mA		



Table 5-1 Absolute Maximum Ratings, Ambient temperature T _{AMB} = - 20°C + 85°C (continued)							
Parameter 1)	Symbol	Limit Values		Unit	Remarks		
		min	max				
Oscillator base voltage	V_{B}	-0.3	3	V			
Oscillator collector voltage	V _C		V _{CC}	V			
ESD-Protection ^{2).}							
all pins	V _{ESD}		2	kV			

- 1). All values are referred to ground (pin), unless stated otherwise.

 Currents with a positive sign flow into the pin and currents with a negative sign flow out of pin.
- 2). According to MIL STD 883D, method 3015.7 and EOS/ESD assn. standardS5.1 1993



5.1.2 Operating Range

Within the operational range the IC operates as described in the circuit description. The AC / DC characteristic limits are not guaranteed.

Table 5-2 Operating Range								
Parameter	Symbol	Limit Values		Unit	Test Conditions	L	Item	
		min	max					
Supply voltage	V _{CC}	+4.5	+5.5	V				
Programmable divider factor	N	256	32767					
LOW/MID Mixer input frequency range	f _i	30	500	MHz				
HIGH Mixer input frequency range	f _i	400	900	MHz				
LOW/MID Oscillator frequency range	f _O	65	560	MHz				
HIGH Oscillator frequency range	f _O	430	950	MHz				
Ambient temperature	T _{AMB}	-20	+85	°C				