

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







Document Title	TVL-55683D116U-LW-I-AAN Product Information				1/31
Document No.		Issue date	2013/02/21	Revision	00

Product Information

To:

Product Name: TVL-55683D116U-LW-I-AAN

Document Issue Date: 2013/02/21

Note: 1. Please contact Kyocera Display Company. before designing your product based on this product.

The information contained herein is presented merely to indicate the characteristics and performance of our products. No responsibility is assumed by KYOCERA DISPLAY for any intellectual property claims or other problems that may result from application based on the module described herein.

KYOCERA DISPLAY CORPORATION 5-7-18, Higashi Nippori, Arakawa-ku, Tokyo, Japan 116-0014

Tel: +81-3-5811-8780 Fax:+81-3-5811-8782

Document Title	TVL-55683D116U-LW-I-AAN Product Information			Page No.	2/31
Document No.		Issue date	2013/02/21	Revision	00

FQ-7-30-0-009-03C

Revision	Date	Page	Old Description	New Description	Remark
00	2012/05/10	All		First issued	M.
					>
				_0	
			A		

Document Title	TVL-55683D116U-LW-I-AAN Product Information			Page No.	3/31
Document No.		Issue date	2013/02/21	Revision	00

Contents

1.0 GENERAL DESCRIPTIONS	4
2.0 ABSOLUTE MAXIMUM RATINGS	
2.0 ABSOLUTE MAXIMUM RATINGS	
4.0 OPTICAL CHARACTERISTICS	8
5.0 BACKLIGHT CHARACTERISTICS	11
6.0 ELECTRICAL CHARACTERISTICS	12
7.0 INTERFACE TIMINGS	17
8.0 POWER CONSUMPTION	19
9.0 POWER ON/OFF SEQUENCE	20
10.0 MECHANICAL CHARACTERISTICS	
11.0 PACKAGE SPECIFICATION	22
12.0 LOT MARK	23
13.0 GENERAL PRECAUTION	
14.0 EDID DATA STRUCTURE	26

Document Title	TVL-55683D116U-LW-I-AAN Product Information			Page No.	4/31
Document No.		Issue date	2013/02/21	Revision	00

1.0 General Descriptions

1.1 Introduction

The TVL-55683D116U-LW-I-AAN is a color active matrix thin film transistor (TFT) TN liquid crystal display (LCD) that uses amorphous silicon TFT as a switching device. It is composed of a TFT LCD panel, a timing controller, voltage reference, common voltage, column driver, and row driver circuit. This TFT LCD has an 11.6-inch diagonally measured active display area with WXGA resolution (1366 vertical by 768 horizontal pixel array).

1.2 Features

- 11.6"WXGA TFT LCD Panel
- LED Light-bar Backlight System
- Supported WXGA (V:1,366 lines, H:768 pixels) resolution
- Compatible with RoHS Standard

1.3 Product Summary


Items	Specifications	Unit
Screen Diagonal	11.6	Inch
Active Area	256.125 (H) x 144.000(V)	mm
Pixels H x V	1,366 (x3) x 768	-
Pixel Pitch	0.1875x0.1875	mm
Pixel Arrangement	R.G.B. Vertical Stripe	-
Display Mode	Normally White (TN)	-
White Luminance	220 (Typ.) 5 points average	cd/ m ² (20mA of per LED)
Contrast Ratio	500 (Typ.)	-
Response Time	8(Typ.)	ms
View Angle(L/R/U/D)	75/75/50/60(Typ.)	-
Input Voltage	+3.3 (Typ.)	V
Power Consumption	4.2 (Max.)	Watt
Module Weight	235 (Max.)	g
Outline Dimension (Max)	278.5(H) x 168.0(V) x3.7(D)	mm
Electrical Interface (Logic)	LVDS	-
Support Color	262 K	-
Color Gamut	45%(Typ)	
Optimum Viewing Direction	6 o'clock	-
Surface Treatment	Anti-Glare	-

Document Title	TVL-55683D116U-LW-I-AAN Product Information			Page No.	5/31
Document No.		Issue date	2013/02/21	Revision	00

1.4 Functional Block Diagram

Figure 1 shows the functional block diagram of the LCD module

Figure 1 Block Diagram



Document Title	TVL-55683D116U-LW-I-AAN Product Information			Page No.	6/31
Document No.		Issue date	2013/02/21	Revision	00

2.0 Absolute Maximum Ratings


The followings are maximum values which, if exceeded, may cause faulty operation or damage to the LCD module.

Table 1

Item	Symbol	Min	Max	Unit	Conditions		
Supply Voltage	VDD	-0.3	4.0	V	Typ.=3.3V		
Supply V_LED Voltage	$V_{_LED}$	6	21	V			
Input Signal		-0.3	2.7	V	LVDS signals		
Operating Temperature	TOP	0	50	deg. C	(Note 3)		
Operating Humidity	HOP	10	80	%RH	(Note 3)		
Storage Temperature	TST	-20	60	deg. C	(Note 3)		
Storage Humidity	HST	10	90	%RH	(Note 3)		
Vibration	Level	- 0	1.5G	G	30min for X, Y, Z axis		
	Bandwidth	KA	10∼500Hz	Hz			
Shock	Level	27	220	G	Half sine wave,2ms		

Note

- (1) Maximum Wet-Bulb should be 39 degree C. No condensation.
- (2) When you apply the LCD module for OA system. Please make sure to keep the temperature of LCD module is less than 60°C
- (3) Storage /Operating temperature



KYOCERA DISPLAY CORPORATION 5-7-18, Higashi Nippori, Arakawa-ku, Tokyo, Japan 116-0014


Tel: +81-3-5811-8780 Fax:+81-3-5811-8782

Document Title	TVL-55683D116U-LW-I-AAN Product Information			Page No.	7/31
Document No.		Issue date	2013/02/21	Revision	00

3.0 Pixel Format Image

Figure 2 shows the relationship of the input signals and LCD pixel format image.

Figure 2 Pixel Format



Document Title	TVL-55683D116U-LW-I-AAN Product Information			Page No.	8/31
Document No.		Issue date	2013/02/21	Revision	00

4.0 Optical Characteristics

The optical characteristics are measured under stable conditions as following notes

Table 2 Optical Characteristics


Item	Conditions		Specification					
item			Min	Тур.	Max	Note		
	Horizontal	Left	70	75	1			
Viewing Angle [degrees]	Honzoniai	Right	70	75	-0	A D		
K=Contrast Ratio>10	Vertical	Up	45	50	A	A, B		
	vertical	Down	55	60	_			
Contrast ratio	Center		350	500	-	A, C		
Response Time [ms]	Rising + Falling		-	8	16	A, D		
	Red	Х		0.581		Α,		
	Red	у		0.343		Α,		
	Green	Х	Тур.	0.334	Тур.	Α,		
Color Chromaticity	Green	y	-0.03	0.570	+0.03	Α,		
(CIE1931)	Blue	x		0.156		Α,		
	Blue	у		0.130		Α,		
	White	X	0.263	0.313	0.363	Α,		
	White	у	0.279	0.329	0.379	Α,		
White Luminance [cd/m^2]	I-LED=20.0	mA	200	220	-	5point A, E		
Luminanaa Uniformity [9/1	I-LED =20m	nA, 13points	60	-	-	Λ Ε		
Luminance Uniformity [%]	I-LED =20m	I-LED =20mA, 5points		-	-	A, F		

Note: A. Measurement Setup:

The LCD module should be stabilized at 25 □ for 15 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 15 minutes in a windless room.


Document Title	TVL-55683D116U-LW-I-AAN I	Page No.	9/31		
Document No.		Issue date	2013/02/21	Revision	00

Figure 3 Measurement Setup



B. Definition of Viewing Angle

Figure 4 Definition of Viewing Angle



C. Definition of Contrast Ratio (CR)


The contrast ratio can be calculated by the following expression Contrast Ratio (CR) = L63 / L0

L63: Luminance of gray level 63, L0: Luminance of gray level 0

Document Title	TVL-55683D116U-LW-I-AAN	Page No.	10/31		
Document No.		Issue date	2013/02/21	Revision	00

D. Definition of Response Time (T_R, T_F)

Figure 5 Definition of Response Time



E. Definition of Luminance White

Measure the luminance of gray level 63 at center point and 5 points.

Center of Luminance = Y1

Average Luminance of 5 points =
$$\frac{Y_1 + Y_2 + Y_3 + Y_4 + Y_5}{5}$$


F. Definition of Luminance Uniformity(Variation)

Measure the luminance of gray level 63 at 13 points.

Uniformity of 13 points =
$$\frac{\text{Min Luminance of Y1} \sim \text{Y13}}{\text{Max Luminance of Y1} \sim \text{Y13}} \times 100\%$$

Uniformity of 5 points =
$$\frac{\text{Min Luminance of Y1} \sim Y5}{\text{Max Luminance of Y1} \sim Y5} \times 100\%$$

Figure 6 Measurement Locations of 13 Points



KYOCERA DISPLAY CORPORATION 5-7-18, Higashi Nippori,

Arakawa-ku, Tokyo, Japan 116-0014

Tel: +81-3-5811-8780 Fax:+81-3-5811-8782

Document Title	TVL-55683D116U-LW-I-AAN Product Information				11/31
Document No.		Issue date	2013/02/21	Revision	00

5.0 Backlight Characteristics

5.1 Parameter Guideline of LED Backlight

Table 3 Parameter Guideline for LED Backlight

Symbol	Parameter		Min.	Тур.	Max.	Units	Condition
VLED	LED input		6	12	21	[V]	Note A
V _F	LED Forward Vol	tage	2.9	3.3	3.4	[V]	Ta=25
I _F	LED Forward Current			20		[mA]	Ta=25
P _{LED}	LED Power Consumption		-	-	3.0	[W]	Ta=25[deg C] Note B
LT	LED Life Time		10,000	-	0	Hours	Ta=25[deg C] Note C
VPWM_EN	PWM Signal	High	2.0	3.3	3.6	V	
V F VV IVI_EIN	Voltage	Low	0	-	0.5	V	-
FPWM	Output PWM frequency			200	1K	Hz	-
VLED_EN	LED enable	High	2.0	3.3	3.6		
VLED_EIN	Voltage	Low	0	-	0.5	٧	-
PWM	PWM Duty ration	0	5	-	100	%	-

Note A: A higher LED power supply voltage will result in better power efficiency. Keep the V_LED between 12V and 21V is strongly recommended.

Note B: Calculator value for LED chip specification.

Note C: The lifetime of LED is defined as the time when LED packages continue to operate under the conditions at Ta = 25° C and I_F= 20 mA (per chip) until the brightness becomes $\leq 50\%$ of its original value.

Note D: All values are measured at condition of V_{LED} =12V \sim Ta=25 $^{\circ}$ C and 55%RH.

Document Title	TVL-55683D116U-LW-I-AAN Product Information				12/31
Document No.		Issue date	2013/02/21	Revision	00

6.0 Electrical Characteristics

6.1 Interface Connector

Table 4 Connector Name / Designation

Manufacturer	UJU (or equivalent)
Type / Part Number	IS050-L40B-C10
Mating Receptacle/Part Number	HS050-L40N-N10

Table 5 Signal Pin Assignment

Pin#	Signal Name	Description	Remarks
1	NC	Not connected	*
2	VDD	Power supply	3.3V(Typ.)
3	VDD	Power supply	3.3V(Typ.)
4	VEDID	EDID Power	3.3V(Typ.)
5	NC	Not connected(Reserve)	
6	SCLK_EDID	EDID Clock Input	
7	SDAT_EDID	EDID Data Input	
8	Rin0-	-LVDS differential data input(R0-R5,G0)	
9	Rin0+	+LVDS differential data input(R0-R5,G0)	
10	GND	Ground	
11	Rin1-	-LVDS differential data input(G1-G5,B0-B1)	
12	Rin1+	+LVDS differential data input(G1-G5,B0-B1)	
13	GND	Ground	
14	Rin2-	-LVDS differential data input(B2-B5,HS,VS,DE)	
15	Rin2+	+LVDS differential data input(B2-B5,HS,VS,DE)	
16	GND	Ground	
17	RX_OCLK-	-LVDS differential clock input	
18	RX_OCLK+	+LVDS differential clock input	
19	NC	Not connected(Reserved for Color Engine)	
20	NC	Not connected	
21	NC	Not connected	
22	GND	Ground-Shield	
23	NC	Not connected	
24	NC	Not connected	
25	GND	Ground-Shield	

Document Title	TVL-55683D116U-LW-I-AAN Product Information				13/31
Document No.		Issue date	2013/02/21	Revision	00

		,	
26	NC	Not connected	
27	NC	Not connected	
28	GND	Ground-Shield	
29	NC	Not connected	
30	NC	Not connected	
31	VLED_GND	LED Ground	
32	VLED_GND	LED Ground	
33	VLED_GND	LED Ground	
34	NC	Not connected	
35	VPWM_EN	System PWM Logic Input Level	
36	VLED_EN	LED enable Input Level	3.3V(Typ.)
37	NC	Not connected (Reserved for DBC)	
38	VLED	LED Power Supply 6~21V	12V(Typ.)
39	VLED	LED Power Supply 6~21V	12V(Typ.)
40	VLED	LED Power Supply 6~21V	12V(Typ.)

Note: All input signals shall be low or Hi-Z state when VDD is off.

6.2 LVDS Receiver

6.2.1 Signal Electrical Characteristics for LVDS Receiver

The built-in LVDS receiver is compatible with (ANSI/TIA/TIA-644) standard.

Table 6 LVDS Receiver Electrical Characteristics

Parameter	Symbol	Min	Тур.	Max	Unit	Conditions
Differential Input High Threshold	Vth	-	-	+100	mV	Vcm=+1.2V
Differential Input Low Threshold	VtI	-100	-	-	mV	Vcm=+1.2V
Magnitude Differential Input Voltage	Vid	100	-	600	mV	
Common Mode Voltage	Vcm	0.9	1.2	1.5	V	
Common Mode Voltage Offset	ΔVcm	-	-	50	mV	Vcm=+1.2V

Note:

- A. Input signals shall be low or Hi-Z state when VDD is off.
- B. All electrical characteristics for LVDS signal are defined and shall be measured at the interface connector of LCD.

Note: All values are at VDD=3.3V, Ta=25 degree C.

Document Title	TVL-55683D116U-LW-I-AAN Product Information				14/31
Document No.		Issue date	2013/02/21	Revision	00

Figure 7 Voltage Definitions




Figure 8 Measurement System

Document Title	TVL-55683D116U-LW-I-AAN Product Information				15/31
Document No.		Issue date	2013/02/21	Revision	00





Figure 9 Data mapping




Document Title	TVL-55683D116U-LW-I-AAN Product Information				16/31
Document No.		Issue date	2013/02/21	Revision	00

6.2.2 LVDS Receiver Internal Circuit

Figure 10 LVDS Receiver Internal Circuit shows the internal block diagram of the LVDS receiver. This LCD module equips termination resistors for LVDS link.

Figure 10 LVDS Receiver Internal Circuit



Document Title	TVL-55683D116U-LW-I-AAN Product Information				17/31
Document No.		Issue date	2013/02/21	Revision	00


7.0 Interface Timings

7.1 Timing Characteristics

Table 7 Interface Timings

Parameter	Symbol	Unit	min	Тур.	Max
LVDS Clock Frequency(single)	F _{dck}	MHz	65.88	76.85	82.67
H Total Time	H _{total}	clocks	1520	1560	1690
H Active Time	H _{ac}	clocks	1366	1366	1366
V Total Time	V_{total}	lines	788	821	850
V Active Time	V_{ac}	lines	768	768	768
Frame Rate	V_{sync}	Hz	55	60	65

Figure 11 Timing Characteristics



Document Title	TVL-55683D116U-LW-I-AAN Product Information				18/31
Document No.		Issue date	2013/02/21	Revision	00

Note: TES is data enable signal setup time.



Document Title	TVL-55683D116U-LW-I-AAN Product Information	Page No.	19/31
Document No.	Issue date 2013/02/21	Revision	00

8.0 Power Consumption


Input power specifications are as follows.

Table 8 Power Consumption

Symbol	Parameter	Min	Тур.	Max	Units	Condition
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[V]	-
IDD	VDD Current	1	280	340	[mA]	Black pattern, 60Hz
PDD	VDD Power	-	-	1.2	[W]	Black pattern, 60Hz
Irush	Rush Current	-	-	2	[A]	Note A
VDDrp	Allowable Logic/LCD Drive	-	-	300	[mVp-p]	-
	Ripple Voltage					

Note: A. Measure Condition


Figure 12 VDD rising time



VDD rising time

B.VDD Power Dip Condition

Figure 13 VDD Power Dip



If $V_{TH} < V_{DD} \le V min$, then $t_d \le 10 ms$; when the voltage return to normal our panel must revive automatically.

Document Title	TVL-55683D116U-LW-I-AAN Product Information				20/31
Document No.		Issue date	2013/02/21	Revision	00

9.0 Power ON/OFF Sequence

VDD power, interface signals, and lamp on/off sequence are shown in .Signals shall be Hi-Z state or low level when VDD is off.





Table 9 Power Sequencing Requirements

Parameter	Symbol	Unit	min	typ	max
VDD Rise Time	T1	ms	0.5		10
VDD Good to Signal Valid	T2	ms	30		90
Signal Valid to Backlight On	T3	ms	200	-	
Backlight Power On Time	T4	ms	0.5	-	
Backlight VDD Good to System PWM On	T5	ms	10		
System PWM ON to Backlight Enable ON	T6	ms	10		
Backlight Enable Off to System PWM Off	T7	ms	0	-	
System PWM Off to B/L Power Disable	T8	ms	10	1	
Backlight Power Off Time	Т9	ms		10	30
Backlight Off to Signal Disable	T10	ms	200	-	
Signal Disable to Power Down	T11	ms	0	1	50
VDD Fall Time	T12	ms		10	30
Power Off	T13	ms	500		

Document Title	TVL-55683D116U-LW-I-AAN Product Information				21/31
Document No.		Issue date	2013/02/21	Revision	00


10.0 Mechanical Characteristics

Figure 14 Reference Outline Drawing (Front Side)



Document Title	TVL-55683D116U-LW-I-AAN Product Information				22/31
Document No.		Issue date	2013/02/21	Revision	00

Figure15 Reference O Outline Drawing (Back Side)




Document Title	TVL-55683D116U-LW-I-AAN I	Page No.	23/31		
Document No.		Issue date	2013/02/21	Revision	00

10.1 Dimension Specifications


Table 10

Width [mm]		278.0±0.5				
Height [mm]		167.0±1.0				
Thickness [mm]		3.7 (max)				
Tape Opening [mm]	X	259.675±0.3				
	Y	147.200±0.3				
Weight [g]		235 (max)				
BM Width [mm]	a-b & c-d	≤1.0				




Document Title	TVL-55683D116U-LW-I-AAN I	Page No.	24/31		
Document No.		Issue date	2013/02/21	Revision	00


11.0 Package Specification



Document Title	TVL-55683D116U-LW-I-AAN	Page No.	25/31		
Document No.		Issue date	2013/02/21	Revision	00



12.0 Lot Mark



12.1 Lot Mark

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	--

code 1,2,4,5,6,7,8,9,10,11,16: KYOCERA DISPLAY internal flow control code.

code 3: production location.

code 12: production year.

code 13: production month.

code 14,15: production date.