mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Multichannel audio coder-decoder

Rev. 04 — 18 May 2010

Product data sheet

1. General description

The UDA1338H is a single-chip consisting of 4 plus 1 analog-to-digital converters and 6 digital-to-analog converters with signal processing features employing bitstream conversion techniques. The multichannel configuration makes the device eminently suitable for use in digital audio equipment which incorporates surround feature.

The UDA1338H supports conventional 2 channels per line data transfer conformable to the I²S-bus format with word lengths of up to 24 bits, the MSB-justified format with word lengths of up to 24 bits and the LSB-justified format with word lengths of 16 bits, 20 bits and 24 bits, as well as 4 to 6 channels per line transfer mode. The device also supports a combination of the MSB-justified output format and the LSB-justified input format. The UDA1338H has special sound processing features in the Direct Stream Digital (DSD) playback mode, de-emphasis, volume and mute which can be controlled via the L3-bus or I²C-bus interface.

2. Features and benefits

2.1 General

- 2.7 V to 3.6 V power supply
- 5 V tolerant digital inputs
- 24-bit data path
- Selectable control: via L3-bus or I²C-bus microcontroller interface
- Supports sample frequency ranges for:
 - Audio ADC: f_s = 16 kHz to 100 kHz
 - Voice ADC: f_s = 7 kHz to 50 kHz
 - ◆ Audio DAC: f_s = 16 kHz to 200 kHz
- Separate power control for ADC and DAC
- ADC plus integrated high-pass filter to cancel DC offset
- Integrated digital filter plus DAC
- Slave mode only applications
- Easy application



Multichannel audio coder-decoder

2.2 Multiple format data interface

- Audio interface supports standard I²S-bus, MSB-justified, LSB-justified and two multichannel formats
- Voice interface supports I²S-bus and mono channel formats

2.3 Digital sound processing

- Control via L3-bus or I²C-bus:
 - Channel independent digital logarithmic volume
 - Digital de-emphasis for f_s = 32 kHz, 44.1 kHz, 48 kHz or 96 kHz
 - Soft or quick mute
 - Output signal polarity control

2.4 Advanced audio configuration

- Inputs:
 - ◆ 4 single-ended audio inputs (2 × stereo) with programmable gain amplifiers
 - 1 single-ended voice input
- Outputs:
 - ◆ 6 differential audio outputs (3 × stereo)
- DSD mode to support stereo DSD playback
- High linearity, wide dynamic range and low distortion
- DAC digital filter with selectable sharp or soft roll-off

3. Applications

Excellently suitable for multichannel home audio-video application

4. Quick reference data

Table 1:Quick reference data

 $V_{DDD} = V_{DDA(AD)} = V_{DDA(DA)} = 3.3 V$; $T_{amb} = 25$ °C; $R_L = 22 k\Omega$; all voltages referenced to ground (pins V_{SS}); unless otherwise specified.

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Unit |
|----------------------|------------------------------|--|------|------|------|------|
| Supplies | | | | | | |
| V _{DDA(AD)} | ADC analog supply voltage | | 2.7 | 3.3 | 3.6 | V |
| V _{DDA(DA)} | DAC analog supply voltage | | 2.7 | 3.3 | 3.6 | V |
| V _{DDD} | digital supply voltage | | 2.7 | 3.3 | 3.6 | V |
| I _{DDA(AD)} | ADC analog supply current | f _{ADC} = 48 kHz | - | 30 | - | mA |
| I _{DDA(DA)} | DAC analog supply current | f _{DAC} = 48 kHz | - | 20 | - | mA |
| I _{DDD} | digital supply current | f _{ADC} = f _{DAC} = 48 kHz; f _{VOICE} = 48 kHz | - | 31 | - | mA |

Multichannel audio coder-decoder

Quick reference data ... continued Table 1:

 $V_{DDD} = V_{DDA(AD)} = V_{DDA(DA)} = 3.3 V$; $T_{amb} = 25 °C$; $R_L = 22 k\Omega$; all voltages referenced to ground (pins V_{SS}); unless otherwise specified.

| A | B | | | | - | | |
|----------------------|--|--|---------------|------|------|------|------|
| Symbol | Parameter | Conditions | | Min. | Тур. | Max. | Unit |
| I _{DDD(pd)} | digital supply current in Power-down mode | audio and voice ADCs power-down | | - | 18 | - | mA |
| | | DAC power-down | | - | 14 | - | mA |
| T _{amb} | ambient temperature | | | -20 | - | +85 | °C |
| Audio anal | og-to-digital converter | | | | | | |
| D ₀ | digital output level | at 0 dB setting; 900 mV (RMS) input | <u>[1][2]</u> | -2.5 | -1.2 | -0.7 | dB |
| (THD+N)/S | | at –1 dBFS | | - | -90 | -83 | dB |
| | distortion-plus-noise to signal ratio | at –60 dBFS; A-weighted | | - | -40 | -34 | dB |
| S/N | signal-to-noise ratio | code = 0; A-weighted | | 94 | 100 | - | dB |
| α_{cs} | channel separation | | | - | 100 | - | dB |
| Digital-to-a | nalog converter | | | | | | |
| Differential r | node | | | | | | |
| V _{o(rms)} | output voltage (RMS value) | at 0 dBFS digital input | | 1.9 | 2.0 | 2.1 | V |
| (THD+N)/S | total harmonic | at 0 dBFS | | - | -100 | -93 | dB |
| | distortion-plus-noise to signal ratio | at –60 dBFS; A-weighted | | - | -50 | -45 | dB |
| S/N | signal-to-noise ratio | code = 0; A-weighted | | 107 | 114 | - | dB |
| α_{cs} | channel separation | | | - | 117 | - | dB |
| Single-ende | d mode | | | | | | |
| V _{o(rms)} | output voltage (RMS value) | at 0 dBFS digital input | | - | 1.0 | - | V |
| (THD+N)/S | total harmonic | at 0 dBFS | | - | -90 | - | dB |
| | distortion-plus-noise to signal ratio | at –60 dBFS; A-weighted | | - | -45 | - | dB |
| 0/N | signal-to-noise ratio | code = 0; A-weighted | | - | 110 | - | dB |
| S/N | signal-to-noise ratio | | | | 110 | | uВ |

[1] The input voltage can be up to 2 V (RMS) when the current through the ADC input pin is limited to approximately 1 mA by using a series resistor.


[2] The input voltage to the ADC scales proportionally with the power supply voltage.

Ordering information 5.

| Table 2: Ordering information | | | | |
|-------------------------------|---------|--|----------|--|
| Туре | Package | | | |
| number | Name | Description | Version | |
| UDA1338H | QFP44 | plastic quad flat package; 44 leads (lead length 1.3 mm); body 10 \times 10 \times 1.75 mm | SOT307-2 | |

Multichannel audio coder-decoder

6. Block diagram




All information provided in this document is subject to legal disclaimers.

Multichannel audio coder-decoder

7. Pinning information

7.1 Pinning



7.2 Pin description

Table 3: Pin description

| Symbol | Pin | Type ^[1] | Description |
|----------------------|-----|---------------------|--|
| V _{ref} | 1 | AIO | ADC reference voltage |
| VINL1 | 2 | AIO | ADC 1 input left |
| V _{SSA(AD)} | 3 | AGND | ADC analog ground |
| VINR1 | 4 | AIO | ADC 1 input right |
| V _{DDA(AD)} | 5 | AS | ADC analog supply voltage |
| VINL2 | 6 | AIO | ADC 2 input left |
| V _{ADCN} | 7 | AIO | ADC reference voltage N |
| VINR2 | 8 | AIO | ADC 2 input right |
| V _{ADCP} | 9 | AIO | ADC reference voltage P |
| VVOICE | 10 | AIO | voice ADC input |
| TEST | 11 | DID | test input; must be connected to digital ground $(\ensuremath{V_{\text{SSD}}})$ in application |
| DATAAD2 | 12 | DO | ADC 2 data output |
| DATAAD1 | 13 | DO | ADC 1 data output |
| BCKAD | 14 | DIS | ADC bit clock input |
| WSAD | 15 | DI | ADC word select input |

NXP Semiconductors

UDA1338H

Multichannel audio coder-decoder

| Symbol | Pin | Type ^[1] | Description |
|----------------------|-----|---------------------|--|
| DATAV | 16 | DO | voice data output |
| BCKV | 17 | DIS | |
| WSV | 18 | DIS | voice bit clock input |
| | 10 | | voice word select input or output |
| SYSCLK MCMODE | | DIS | system clock input: 256f _s , 384f _s , 512f _s or 768f _s |
| MCMODE | 20 | DI | L3-bus L3MODE input or I ² C-bus DAC mute control input |
| MCCLK | 21 | DIS | L3-bus L3CLOCK input or I ² C-bus SCL input |
| MCDATA | 22 | IIC | L3-bus L3DATA input and output or I ² C-bus SDA input and output |
| WSDA | 23 | DI | DAC word select input |
| BCKDA | 24 | DIS | DAC bit clock input |
| DATADA1 | 25 | DI | DAC channel 1 and channel 2 data input |
| DATADA2 | 26 | DI | DAC channel 3 and channel 4 data input |
| DATADA3 | 27 | DI | DAC channel 5 and channel 6 data input |
| V _{SSD} | 28 | DGND | digital ground |
| V _{DDD} | 29 | DS | digital supply voltage |
| I2C_L3 | 30 | DI | selection input for L3-bus or I ² C-bus control |
| VOUT1P | 31 | AIO | DAC 1 positive output |
| VOUT1N | 32 | AIO | DAC 1 negative output |
| VOUT2P | 33 | AIO | DAC 2 positive output |
| VOUT2N | 34 | AIO | DAC 2 negative output |
| VOUT3P | 35 | AIO | DAC 3 positive output |
| VOUT3N | 36 | AIO | DAC 3 negative output |
| V _{DDA(DA)} | 37 | AS | DAC analog supply voltage |
| VOUT4P | 38 | AIO | DAC 4 positive output |
| VOUT4N | 39 | AIO | DAC 4 negative output |
| V _{SSA(DA)} | 40 | AGND | DAC analog ground |
| VOUT5P | 41 | AIO | DAC 5 positive output |
| VOUT5N | 42 | AIO | DAC 5 negative output |
| VOUT6P | 43 | AIO | DAC 6 positive output |
| VOUT6N | 44 | AIO | DAC 6 negative output |

[1] See <u>Table 4</u>.

Table 4: Pin types

| Table 4: | Pin types |
|----------|--|
| Туре | Description |
| AGND | analog ground |
| AIO | analog input and output |
| AS | analog supply |
| DGND | digital ground |
| DI | digital input |
| DID | digital input with internal pull-down resistor |
| DIO | digital input and output |

| Table 4: | Pin types continued |
|----------|--|
| Туре | Description |
| DIS | digital Schmitt-triggered input |
| DO | digital output |
| DS | digital supply |
| IIC | input and open-drain output for I ² C-bus |

8. Functional description

8.1 System clock

The UDA1338H operates in slave mode only; this means that in all applications the system must provide either the system clock (the bit clock for the voice ADC) or the word clock.

The audio ADC part, the voice ADC part and the DAC part can operate at different sampling frequencies (DAC-WS and ADC-WS modes) as well as a common frequency (SYSCLK, WSDA and DSD modes).

The voice ADC part supports a sampling frequency up to 50 kHz and the audio ADC supports a sampling frequency up to 100 kHz. The DAC sampling frequency range is extended up to 200 kHz with the range above 100 kHz being supported through 192 kHz sampling mode, which halves the oversampling ratio of SYSCLK and internal clocks.

The mode of operation of the audio and voice channels can be set via the L3-bus or I^2C -bus microcontroller interface and are summarized in and Table 6.

When applied, the system clock must be locked in frequency to the corresponding digital interface clocks.

The voice ADC part can either receive or generate the WSV signal as shown in Table 6.

| Mode | Audio ADC | | Audio DAC | |
|--------|-----------|--|-----------|---|
| | Clock | Frequency | Clock | Frequency |
| SYSCLK | SYSCLK | $256f_{s}, 384f_{s}, 512f_{s}$ or $768f_{s}$ | SYSCLK | $256f_s, 384f_s, 512f_s$ or $768f_s$ |
| | | | SYSCLK | $\begin{array}{l} 128f_s, 192f_s, 256f_s\\ \text{or } 384f_s; 192 \text{ kHz}\\ \text{sampling mode} \end{array}$ |
| DAC-WS | SYSCLK | $256f_{s}, 384f_{s}, 512f_{s}$ or $768f_{s}$ | WSDA | 1f _s |
| ADC-WS | WSAD | 1f _s | SYSCLK | $256f_s, 384f_s, 512f_s$ or $768f_s$ |
| | | | SYSCLK | $\begin{array}{l} 128f_{s}, 192f_{s}, 256f_{s}\\ \text{or } 384f_{s}; 192 \text{ kHz}\\ \text{sampling mode} \end{array}$ |
| WSDA | WSDA | 1f _s | WSDA | 1f _s |
| DSD | SYSCLK | 44.1 kHz $	imes$ 512 | SYSCLK | $44.1 \text{ kHz} \times 512$ |

Table 5: Audio ADC and DAC operating clock mode

Product data sheet

UDA1338H


7 of 55

Multichannel audio coder-decoder

| Table 6: | Voice ADC operating clock mode | | | | |
|----------|--------------------------------|---|-------------------|--|--|
| | | Voice ADC | | | |
| | | Bit clock frequency (BCKV) | Word select (WSV) | | |
| WSV-in | | input: $32f_s$, $64f_s$, $128f_s$ or $256f_s$ | input | | |
| WSV-out | | input: $32f_s$, $64f_s$, $128f_s$ or $256f_s$ | output | | |

8.2 Audio analog-to-digital converter (audio ADC)

The audio analog-to-digital front-end of the UDA1338H consists of 4-channel single-ended Adds with programmable gain stage (from 0 dB to 24 dB with 3 dB steps), controlled via the microcontroller interface. Using the PGA feature, it is possible to accept an input signal of 900 mV (RMS) or 1.8 V (RMS) if an external resistor of 10 k Ω is used in series. The schematic of audio ADC front-end is shown in Figure 3.



8.3 Voice analog-to-digital converter (voice ADC)

The voice analog-to-digital front-end of the UDA1338H consists of a single-channel single-ended ADC with a fixed gain (26 dB) Low Noise Amplifier (LNA). Together with the digital variable gain amplification stage, the voice ADC provides optimal processing and reproduction of the microphone signal. The supported sampling frequency range is from 7 kHz to 50 kHz. Power-down of the LNA and the ADC can be controlled separately.

8.4 Decimation filter of audio ADC

The decimation from 64fs is performed in two stages. The first stage realizes $\left(\frac{\sin x}{r}\right)^4$

characteristics with a decimation factor of 8. The second stage consists of three half-band filters, each decimating by a factor of 2. The filter characteristics are shown in Table 7.

| Item | Condition | Value (dB) |
|------------------|-------------------------|------------|
| Pass-band ripple | 0 to 0.45f _s | ±0.01 |
| Pass-band droop | 0.45f _s | -0.2 |
| Stop band | >0.55f _s | -70 |
| Dynamic range | 0 to 0.45f _s | >135 |
| | | |

8 of 55

8.5 Decimation filter of voice ADC

The voice ADC decimation filter is realized with the combination of a Finite Impulse Response (FIR) filter and Infinite Impulse Response (IIR) filter for shorter group delay. The filter characteristics are shown in Table 8. During the power-on sequence, the output of the ADC is hard muted for a certain period. This hard-mute time can be chosen between 1024 and 2048 samples.

| Table 8: Decimation fil | ter characteristics (voice A | (DC) |
|-------------------------|------------------------------|------------|
| Item | Condition | Value (dB) |
| Pass-band ripple | 0 to 0.45f _s | ±0.05 |
| Pass-band droop | 0.45f _s | -0.2 |
| Stop band | >0.55f _s | -65 |
| Dynamic range | 0 to 0.45f _s | >110 |

Table 0. Desimption filter characteristics (value ADC)

8.6 Interpolation filter of DAC

The digital interpolation filter interpolates from 1fs to 128fs (or to 64fs in the 192 kHz sampling mode) by cascading FIR filters, and has two sets of filter coefficients for sharp and slow roll-off as given in Table 9 and Table 10.

| | ······································ | |
|------------------|--|------------|
| Item | Condition | Value (dB) |
| Pass-band ripple | 0 to 0.45f _s | ±0.002 |
| Stop band | > 0.55f _s | -75 |
| Dynamic range | 0 to 0.45f _s | > 135 |

Interpolation filter characteristics (sharp roll-off) Table 9:

Table 10: Interpolation filter characteristics (slow roll-off)

| | • | |
|------------------|-------------------------|------------|
| Item | Condition | Value (dB) |
| Pass-band ripple | 0 to 0.22f _s | ±0.002 |
| Pass-band droop | 0.45f _s | -3.1 |
| Stop band | > 0.78f _s | -94 |
| Dynamic range | 0 to 0.22f _s | > 135 |

8.7 Noise shaper of DAC

The 3rd-order noise shaper operates at either 128fs or 64fs (in the 192 kHz sampling mode), and converts the 24-bit input signal into a 5-bit signal stream. The noise shaper shifts in-band quantization noise to frequencies well above the audio band. This noise shaping technique enables high signal-to-noise ratios to be achieved.


8.8 Digital mixer

The UDA1338H has 6 digital mixers inside the interpolator; see Figure 4. The ADC signals can be mixed with the I²S-bus input signals. The mixing of the ADC signals can be selected by the bits MIX[1:0].

NXP Semiconductors

UDA1338H

Multichannel audio coder-decoder



8.9 Audio digital-to-analog converters

The audio digital-to-analog front-end of the UDA1338H consists of 6-channel differential SDACs: an SDAC is a multi-bit DAC based upon switched resistors. To minimize data dependent modulation effects, a Dynamic Element Matching (DEM) algorithm scrambler circuit and DC current compensation circuit are implemented with the SDAC.


8.10 Power-on reset

The UDA1338H has an internal power-on reset circuit which initializes the device; see <u>Figure 5</u>. All the digital sound processing features and the system controlling features are set to their default values in the L3-bus and the l²C-bus modes.

The reset time (see Figure 6) is determined by an external capacitor which is connected between pin V_{ref} and ground. The reset time should be at least 250 μ s for V_{ref} < 1.25 V. When V_{DDA(AD)} is switched off, the device will be reset again for V_{ref} < 0.75 V.

During the reset time, the system clock should be running.

Multichannel audio coder-decoder




8.11 Audio digital interface

The following audio formats can be selected via the microcontroller interface:

- I²S-bus format with data word length of up to 24 bits
- MSB-justified format with data word length of up to 24 bits
- · LSB-justified format with data word length of 16 bits, 20 bits or 24 bits
- Multichannel formats with data word length of 20 bits or 24 bits. The used data lines are DATAAD1 and DATADA1 and the sampling frequency must be below 50 kHz

The formats are illustrated in Figure 7 and Figure 8.




Product data sheet

Rev. 04 --18 May 2010

12 of 55



13 of 55




UDA1338H Multichannel audio coder-decoder

8.12 Voice digital interface

The following voice formats can be selected via the microcontroller interface:


- I²S-bus format with data word length of up to 20 bits. The left and the right channels contain the same data.
- · Mono channel format with data word length of up to 20 bits

The formats are illustrated in Figure 9.



8.13 DSD mode

The UDA1338H can receive 2.8224 MHz DSD signals and generate 88.2 kHz multibit PCM signals as well as analog signal outputs. The configuration of the UDA1338H in the DSD mode is shown in Figure 10.



Multichannel audio coder-decoder

8.14 Microcontroller interface mode

The microcontroller interface mode can be selected as shown in Table 11:

- L3-bus mode when pin I2C_L3 = LOW
- I²C-bus mode when pin I2C_L3 = HIGH

Table 11. Pin function in the L3-bus or I²C-bus mode

| Pin | Level on pin I2C_L3 | | | | | | | |
|--------|---------------------|----------------------------------|--|--|--|--|--|--|
| | LOW | HIGH | | | | | | |
| | L3-bus mode signal | I ² C-bus mode signal | | | | | | |
| MCCLK | L3CLOCK | SCL | | | | | | |
| MCDATA | L3DATA | SDA | | | | | | |
| MCMODE | L3MODE | QMUTE | | | | | | |

Table 12: QMUTE

| anore | | |
|--------------|-----------|--|
| Signal QMUTE | Function | |
| LOW | no muting | |
| HIGH | muting | |
| | | |

All the features are accessible with the I^2 C-bus interface protocol as with the L3-bus interface protocol.

The detailed description of the device operation in the L3-bus mode and I²C-bus mode is given in <u>Section 9</u> and <u>Section 10</u>, respectively.

9. L3-bus interface

9.1 General

The UDA1338H has an L3-bus microcontroller interface and all the digital sound processing features and various system settings can be controlled by a microcontroller.

The exchange of data and control information between the microcontroller and the UDA1338H is LSB first and is accomplished through a serial hardware L3-bus interface comprising the following pins:

- MCCLK: clock line with signal L3CLOCK
- MCDATA: data line with signal L3DATA
- MCMODE: mode line with signal L3MODE.

The L3-bus format has two modes of operation:

- Address mode
- Data transfer mode.

The address mode is used to select a device for a subsequent data transfer. The address mode is characterized by signal L3MODE = LOW and a burst of 8 pulses for signal L3CLOCK, accompanied by 8 bits; see Figure 11.

The data transfer mode is characterized by signal L3MODE = HIGH and is used to transfer one or more bytes representing a register address, instruction or data.

Basically, two types of data transfers can be defined:

- Write action: data transfer to the device
- Read action: data transfer from the device.

9.2 Device addressing

The device address consists of one byte with:

- Data Operating Mode (DOM) bits 0 and 1 representing the type of data transfer; see <u>Table 11</u>.
- Address bit 2 to bit 7 representing a 6-bit device address. The address of the UDA1338H is 01 0100 (bit 2 to bit 7).

Table 13: Selection of data transfer


| DOM | | Transfer |
|-------|-------|----------------------------|
| Bit 0 | Bit 1 | |
| 0 | 0 | not used |
| 1 | 0 | not used |
| 0 | 1 | write data or prepare read |
| 1 | 1 | read data |

9.3 Register addressing

After sending the device address (including DOM bits), indicating whether the information is to be read or written, one data byte is sent using bit 0 to indicate whether the information will be read or written and bit 1 to bit 7 for the destination register address.

Basically, there are 3 methods for register addressing:

- 1. Addressing for write data: bit 0 is logic 0 indicating a write action to the destination register, followed by bit 1 to bit 7 indicating the register address; see Figure 11.
- 2. Addressing for prepare read: bit is logic 1, indicating that data will be read from the register; see Figure 12.
- Addressing for data read action. Here, the device returns a register address prior to sending data from that register. When bit 0 is logic 0, the register address is valid; when bit 0 is logic 1, the register address is invalid; see <u>Figure 12</u>.



NXP Semiconductors

9.4 Data write mode

The data write mode is explained in the signal diagram of <u>Figure 11</u>. For writing data to a device, 4 bytes must be sent (see <u>Table 14</u>):

- 1. Byte 1 starting with '01' for signalling the write action to the device, followed by the device address '01 0100'.
- Byte 2 starting with a '0' for signalling the write action, followed by 7 bits indicating the destination address in binary format with bit A6 being the MSB and bit A0 being the LSB.
- 3. Byte 3 with bit D15 being the MSB.
- 4. Byte 4 with bit D0 being the LSB.

It should be noted that each time a new destination register address needs to be written, the device address must be sent again.

9.5 Data read mode

To read data from the device, a prepare read must first be done and then data read. The data read mode is explained in the signal diagram of <u>Figure 12</u>.

For reading data from a device, the following 6 bytes are involved (see <u>Table 15</u>):

- 1. Byte 1 with the device address, including '01' for signalling the write action to the device.
- 2. Byte 2 is sent with the register address from which data needs to be read. This byte starts with a '1', which indicates that there will be a read action from the register, followed by 7 bits for the destination address in binary format, with bit A6 being the MSB and bit A0 being the LSB.
- 3. Byte 3 with the device address, including '11' is sent to the device. The '11' indicates that the device must write data to the microcontroller.
- 4. Byte 4 sent by the device to the bus, with the (requested) register address and a flag bit indicating whether the requested register was valid (bit is logic 0) or invalid (bit is logic 1).
- 5. Byte 5 sent by the device to the bus, with the data information in binary format, with bit D15 being the MSB.
- 6. Byte 6 sent by the device to the bus, with the data information in binary format, with bit D0 being the LSB.

Table 14: L3-bus write data

| Byte | L3-bus | Action | First i | n time | | | | Latest in time | | | |
|------|---------------|------------------|---------|--------|-------|-------|-------|----------------|-------|-------|--|
| | mode | | Bit 0 | Bit 1 | Bit 2 | Bit 3 | Bit 4 | Bit 5 | Bit 6 | Bit 7 | |
| 1 | address | device address | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | |
| 2 | data transfer | register address | 0 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | |
| 3 | data transfer | data byte 1 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | |
| 4 | data transfer | data byte 2 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |

Product data sheet

Multichannel audio coder-decoder

| Byte | L3-bus | Action | First i | n time | | | | Latest | Latest in time | | | |
|------|---------------|------------------|---------|--------|-------|-------|-------|--------|----------------|-------|--|--|
| | mode | | Bit 0 | Bit 1 | Bit 2 | Bit 3 | Bit 4 | Bit 5 | Bit 6 | Bit 7 | | |
| 1 | address | device address | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | | |
| 2 | data transfer | register address | 1 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | | |
| 3 | address | device address | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | | |
| 4 | data transfer | register address | 0 or 1 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | | |
| 5 | data transfer | data byte 1 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | | |
| 6 | data transfer | data byte 2 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |

Table 15: L3-bus read data

10. I²C-bus interface

10.1 General

The UDA1338H has an I²C-bus microcontroller interface. All the features are accessible with the I²C-bus interface protocol. In the I²C-bus mode, the DAC mute function is accessible via pin MCMODE with signal QMUTE.

The exchange of data and control information between the microcontroller and the UDA1338H is accomplished through a serial hardware interface comprising the following pins as shown in Table 11:

- MCCLK: clock line with signal SCL
- MCDATA: data line with signal SDA.

10.2 Characteristics of the l²C-bus

The bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to the supply voltage V_{DD} via a pull-up resistor when connected to the output stages of a microcontroller. For a 400 kHz IC, the recommendation for this type of bus from Philips Semiconductors must be followed (e.g. up to loads of 200 pF on the bus a pull-up resistor can be used, between 200 pF and 400 pF a current source or switched resistor must be used). Data transfer can only be initiated when the bus is not busy.

10.3 Bit transfer

One data bit is transferred during each clock pulse; see Figure 13. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals. The maximum clock frequency is 400 kHz.

To be able to run on this high frequency, all the inputs and outputs connected to this bus must be designed for this high-speed I²C-bus according to the Philips specification.


10.4 Byte transfer

Each byte (8 bits) is transferred with the MSB first; see <u>Table 16</u>.

| Table 16: | Byte tra | ansfer | | | | | | | | |
|-----------|----------|------------|---|---|---|---|---|--|--|--|
| MSB | Bit nu | Bit number | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |

10.5 Data transfer

A device generating a message is a transmitter; a device receiving a message is the receiver. The device that controls the message is the master and the devices which are controlled by the master are the slaves.



10.6 Start and stop conditions

Both data and clock line will remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as a start condition (S); see <u>Figure 14</u>. A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as a stop condition (P).


10.7 Acknowledgment

The number of data bits transferred between the start and stop conditions from the transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit; see Figure 15. At the acknowledge bit the data line is released by the master and the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed, must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.

The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Set-up and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition.

Multichannel audio coder-decoder



10.8 Device address

Before any data is transmitted on the I²C-bus, the device which should respond is addressed first. The addressing is always done with byte 1 transmitted after the start procedure. The UDA1338H acts as a slave receiver or a slave transmitter.

Therefore, the clock signal SCL is only an input signal. The data signal SDA is a bidirectional line. The UDA1338H device address is shown in Table 17.

Table 17. I²C-bus device address of UDA1338H

| Device add | Device address | | | | | | | | | | |
|----------------------|----------------|---|---|---|---|---|-----|--|--|--|--|
| A6 A5 A4 A3 A2 A1 A0 | | | | | | | | | | | |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0/1 | | | | |

10.9 Register address

The register addresses in the I^2 C-bus mode are the same as in the L3-bus mode. The register addresses are defined in <u>Section 11</u>.

10.10 Write and read data

The I²C-bus configurations for a write and read cycle are shown in <u>Table 18</u> and <u>Table 19</u>, respectively.

The write cycle is used to write groups of two bytes to the internal registers for the settings. It is also possible to read the registers for the device status information.

10.11 Write cycle

The I²C-bus configuration for a write cycle is shown in <u>Table 18</u>. The write cycle is used to write the data to the internal registers. The device and register addresses are one byte each, the setting data is always a pair of two bytes.

The format of the write cycle is as follows:

- 1. The microcontroller starts with a start condition (S).
- The first byte (8 bits) contains the device address '0011 000' and a logic 0 (write) for the R/W bit.
- 3. This is followed by an acknowledge (A) from the UDA1338H.
- 4. After this the microcontroller writes the 8-bit register address (ADDR) where the writing of the register content of the UDA1338H must start.
- 5. The UDA1338H acknowledges this register address (A).
- The microcontroller sends 2 bytes data with the Most Significant (MS) byte first and then the Least Significant (LS) byte. After each byte an acknowledge is followed from the UDA1338H.
- 7. If repeated groups of 2 bytes data are transmitted, then the register address is auto incremented. After each byte an acknowledge is followed from the UDA1338H.
- 8. Finally, the UDA1338H frees the I²C-bus and the microcontroller can generate a stop condition (P).

Table 18. Master transmitter writes to UDA1338H registers in the I²C-bus mode

| | Device address | <u>R/</u> W | | Register address | | data 1 | | | | DATA | 2 <mark>1]</mark> | | | DATA | n <mark>[1]</mark> | | | |
|---|-------------------|----------------|------|---------------------|---|--------|---|-----|---|------|-------------------|-----|---|------|--------------------|-----|---|---|
| S | 0011 000 | 0 | А | ADDR | А | MS1 | А | LS1 | А | MS2 | А | LS2 | А | MSn | А | LSn | А | Р |
| | acknowled | ge fro | m Ul | DA1338H | | | | | | | | | | | | | | |

[1] Auto increment of register address.

10.12 Read cycle

The read cycle is used to read the data values from the internal registers. The l^2 C-bus configuration for a read cycle is shown in <u>Table 19</u>.

The format of the read cycle is as follows:

- 1. The microcontroller starts with a start condition (S).
- The first byte (8 bits) contains the device address '0011 000' and a logic 0 (write) for the R/W bit.
- 3. This is followed by an acknowledge (A) from the UDA1338H.

- 4. After this the microcontroller writes the 8-bit register address (ADDR) where the reading of the register content of the UDA1338H must start.
- 5. The UDA1338H acknowledges this register address.
- 6. Then the microcontroller generates a repeated start (Sr).
- Then the microcontroller generates the device address '0011 000' again, but this time followed by a logic 1 (read) of the R/W bit. An acknowledge is followed from the UDA1338H.
- 8. The UDA1338H sends 2 bytes data with the Most Significant (MS) byte first and then the Least Significant (LS) byte. After each byte an acknowledge is followed from the microcontroller (master).
- 9. If repeated groups of 2 bytes are transmitted, then the register address is auto incremented. After each byte an acknowledge is followed from the microcontroller.
- 10. The microcontroller stops this cycle by generating a negative acknowledge (NA).
- 11. Finally, the UDA1338H frees the I²C-bus and the microcontroller can generate a stop condition (P).

Table 19. Master transmitter reads from the UDA1338H registers in the I²C-bus mode

| | Device address | <u>R/</u> W | | Register address | | | | <u>R/</u> W | data 1 | | | DATA 2 ^[1] | | DATA r | 1 <u>[1]</u> | | |
|---|-------------------|----------------|-----|---------------------|---|----|----------|----------------|--------|------------|----|-----------------------|---|--------|--------------|----|---|
| S | 0011 000 | 0 | А | ADDR | А | Sr | 0011 000 | 1 | A MS1 | A LS1 | А | MS2 A LS2 | A | MSn A | LSn | NA | Ρ |
| | acknowled | dge f | rom | UDA1338 | Н | | | | ackno | wledge fro | om | master | | | | | |

[1] Auto increment of register address.

11. Register mapping

In this chapter the register addressing and mapping of the microcontroller interface of the UDA1338H is given.

In <u>Table 20</u> an overview of the register mapping is given.

In <u>Table 21</u> the actual register mapping is given and the register definitions are explained in <u>Section 11.3</u> to <u>Section 11.14</u>.

11.1 Address mapping

| Table 20: | Overview o | f register | mapping |
|-----------|-------------------|------------|---------|
|-----------|-------------------|------------|---------|

| Address | Function |
|-----------------------------|-----------------------------------|
| System settings | |
| 00h | system |
| 01h | audio ADC and DAC subsystem |
| 02h | voice ADC system |
| Status (read out registers) | |
| 0Fh | status outputs |
| Interpolator settings | |
| 10h | DAC channel and feature selection |
| 11h | DAC feature control |

Multichannel audio coder-decoder

| Table 20: | Overview of register mapping continued | | | | | | | | |
|-----------|--|--------------------------------|--|--|--|--|--|--|--|
| Address | | Function | | | | | | | |
| 12h | | DAC channel 1 | | | | | | | |
| 13h | | DAC channel 2 | | | | | | | |
| 14h | | DAC channel 3 | | | | | | | |
| 15h | | DAC channel 4 | | | | | | | |
| 16h | | DAC channel 5 | | | | | | | |
| 17h | | DAC channel 6 | | | | | | | |
| 18h | | DAC mixing channel 1 | | | | | | | |
| 19h | | DAC mixing channel 2 | | | | | | | |
| 1Ah | | DAC mixing channel 3 | | | | | | | |
| 1Bh | | DAC mixing channel 4 | | | | | | | |
| 1Ch | | DAC mixing channel 5 | | | | | | | |
| 1Dh | | DAC mixing channel 6 | | | | | | | |
| ADC inpu | it amplifier gain settings | | | | | | | | |
| 20h | | audio ADC input amplifier gain | | | | | | | |
| 21h | | voice ADC input amplifier gain | | | | | | | |
| Suppleme | ental settings | | | | | | | | |
| 30h | | supplemental settings 1 | | | | | | | |
| 31h | | supplemental settings 2 | | | | | | | |
| | | | | | | | | | |

11.2 Register mapping

 Table 21:
 UDA1338H register mapping^[1]

| | 21. UDA1550F | - | | - | | | | | | | | | _ | | | | |
|-----------------|-----------------------|--------------------|------|------|-----|-----|------|------|------|------|------|-----|------|------|------|------|------|
| Add | Function | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Syste | em settings | | | | | | | | | | | | | | | | |
| 00h | 00h system | RST ^[2] | VFS1 | VFS0 | VCE | VAP | DSD | SC1 | SC0 | OP1 | OP0 | FS1 | FS0 | ACE | ADP | DCE | DAP |
| | | - | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 01h | audio ADC | DC | PAB | PAA | MTB | MTA | AIF2 | AIF1 | AIF0 | DAG | FIL | DVD | DIS1 | DIS0 | DIF2 | DIF1 | DIF0 |
| | and DAC subsystem | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 02h | voice ADC | - | - | - | - | - | - | - | - | BCK1 | BCK0 | WSM | VH1 | VH0 | PVA | MTV | VIF |
| | system | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| Statu | s (read out only |) | | | | | | | | | | | | | | | |
| 0Fh | status outputs | - | - | - | - | - | - | - | - | - | - | VS | AS1 | AS0 | DS2 | DS1 | DS0 |
| Interp | olator settings | | | | | | | | | | | | | | | | |
| | DAC channel | MIX1 | MIX0 | MC5 | MC4 | MC3 | MC2 | MC1 | MC0 | SEL1 | SEL0 | CS5 | CS4 | CS3 | CS2 | CS1 | CS0 |
| | and feature selection | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| con | DAC feature | ICS1 | ICS0 | DE2 | DE1 | DE0 | PD | MT | QM | VC7 | VC6 | VC5 | VC4 | VC3 | VC2 | VC1 | VC0 |
| | control | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | DAC | ICS1 | ICS0 | DE2 | DE1 | DE0 | PD | MT | QM | VC7 | VC6 | VC5 | VC4 | VC3 | VC2 | VC1 | VC0 |
| | channel 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 13h | DAC | - | - | DE2 | DE1 | DE0 | PD | MT | QM | VC7 | VC6 | VC5 | VC4 | VC3 | VC2 | VC1 | VC0 |
| | channel 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 14h | 4h DAC channel 3 | ICS1 | ICS0 | DE2 | DE1 | DE0 | PD | MT | QM | VC7 | VC6 | VC5 | VC4 | VC3 | VC2 | VC1 | VC0 |
| | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 15h DAC chan | DAC | - | - | DE2 | DE1 | DE0 | PD | MT | QM | VC7 | VC6 | VC5 | VC4 | VC3 | VC2 | VC1 | VC0 |
| | channel 4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 16h | 6h DAC channel 5 | ICS1 | ICS0 | DE2 | DE1 | DE0 | PD | MT | QM | VC7 | VC6 | VC5 | VC4 | VC3 | VC2 | VC1 | VC0 |
| | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 17h | DAC channel 6 | - | - | DE2 | DE1 | DE0 | PD | MT | QM | VC7 | VC6 | VC5 | VC4 | VC3 | VC2 | VC1 | VC0 |
| | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 18h | DAC mixing channel 1 | ICS1 | ICS0 | - | - | - | PD | MT | QM | VC7 | VC6 | VC5 | VC4 | VC3 | VC2 | VC1 | VC0 |
| | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | | |

NXP Semiconductors

Multichannel audio coder-decoder

UDA1338H

25 of 55