mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



CEL California Eastern Laboratories

Evaluation Board Document

µPC8233TK-EVAL-A

Evaluation Board

- Circuit Description
- Typical performance data
- Power gain and isolation plots
- Input and output return loss plots
- o Circuit schematic and assembly drawing

Circuit Description

The circuit schematic and assembly drawing are shown on the last two pages.

Matching Circuits

The output matching is mainly through L3 and it should be placed close to the device.

The input matching consists of L1 and C2, and C1 is used for DC block For applications where noise figure is critically important, a high Q inductor, such as wire-wound type, is recommended over regular chip inductor for L1. Using high Q inductors can improve the noise figure by about 0.05dB. The values of L1 and C2 used on this evaluation circuit are chosen for a reasonable balance between input return loss and noise figure. A further trade-off can be made between these two parameters by adjusting the values of L1 and/or C2.

Desensitization Specifications

The desensitization data are shown in the next section for several frequency bands. This performance spec is strongly affected by the circuit topology of the input matching network as well as component values for given a topology. The matching circuit on this circuit is chosen for its relative simplicity and optimal balance between noise figure and input return loss. If any improvement on the desensitization spec is desirable at either higher or lower frequencies, a different set of component values or a different circuit topology may be used.

PCB Material

The PCB is FR4 four layer board. The top and bottom dielectric layers are 8mil thick. The total board thickness is 62mil.

Typical Performance Data

Test Conditions: f=1575MHz; Vcc=Vps=2.7V

Noise Figure: 0.9dB (direct measurement on board, no subtraction of board loss)

Gain: 20dB

Input return loss: -12dB

Output return loss: -15.5dB

IP1dB: -21dBm

IIP3: -13dBm

P1dB desensitization due to out-of-band interfering signals: (The P1dB desensitization point is the power level of the interfering signal that causes a 1dB decrease in gain at 1575MHz.)

900MHz: -18dBm 1710MHz: -17dBm 1850MHz: -15dBm 2400MHz: -11dBm

Power Gain and Isolation Plots



4

Input and Output Return Loss Plots



OTY DART NUMBER OR	1 N/A	1 CL-101738	2 142-0711-821	3 2340-6111 TG	1 UPC8233TK	2 GRM1555C1H220J01D	1 GRM1555C1H1R0CZ01D	1 GRM1555C1H180JZ01D						1 LQG15HS6N8J02	© € ⊙ z	
NOMENCLATURE OR DESCRIPTION	PCB	DRAWING	J1,J2	P1,P2,P3	UI	C1	C2	G	U4,U3		2	2 [5 5	C1 1000pr L1 C2 L1 C2 L1 C2 L1 C2 C1 L1 C2 C1 L1 C2 C1 L1 C2 C1 L1 C2 C1 L1 C2 C1 L1 C2 C1 L1 C2 C1 C1 C1 C2 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1	
MATERIAL/SPECIFICATION	PCB MANUFACTURED BY PCB NETWORKS	COMPONENT LAYOUT DRAVING	SMA FEM. E.F. JOHNSON	PIN HEADER 3M	IC NEC	0402 22pF CAP MURATA	0402 1.0pF CAP MURATA	0402 18pF CAP MURATA	U4UZ IUUUPF CAP MUKATA		0402 10.5 CAB MIBATA	0402 JULI IND MURATA WIRE WIDDAD	0402 10AH IND MURALA VIDEVIDIND	0402 6.80H IND MURATA	U 1 2 1 U 1 2 1 U 1 2 1 U 1 2 3 3 T K 4 5 6 4 5 4	
NO. Quality Control:		2 Project Findings	3 Checked by:	4 BMU	5 Designed by:	6 BMU	7 Drawing by:	80	· •	- E	5 :	= 1	13 13	14		
		SIZE FSCM NO. DWG NO.		SCHEMATIC BOM	UPC8233TK-EVAL-A	06/06/2007 TTTE:	4590 PATRICK HENRY DR. SANTA CLARA CA. 95054	APPROVALS (CIRIL CALIFORNIA EASTERN LABS							R1 Gent S60 S6.8	ZONE LITR DESCRIPTION DATE APPROVED

