



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.



User's Manual

V850E/IF3, V850E/IG3

32-bit Single-Chip Microcontrollers

Hardware

V850E/IF3:

μ PD70F3451

μ PD70F3452

V850E/IG3:

μ PD70F3453

μ PD70F3454

[MEMO]

NOTES FOR CMOS DEVICES

- (1) **VOLTAGE APPLICATION WAVEFORM AT INPUT PIN:** Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) **HANDLING OF UNUSED INPUT PINS:** Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) **PRECAUTION AGAINST ESD:** A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) **STATUS BEFORE INITIALIZATION:** Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) **POWER ON/OFF SEQUENCE:** In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) **INPUT OF SIGNAL DURING POWER OFF STATE :** Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

EEPROM is a trademark of NEC Electronics Corporation.

MINICUBE is a registered trademark of NEC Electronics Corporation in Japan and Germany or a trademark in the United States of America.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

- The information in this document is current as of March, 2010. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.

"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).

"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note 1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

(M8E0909E)

PREFACE

Readers This manual is intended for users who wish to understand the functions of the V850E/IF3 (μ PD70F3451, 70F3452) and V850E/IG3 (μ PD70F3453, 70F3454) and design application systems using the V850E/IF3 and V850E/IG3.

Purpose This manual is intended to give users an understanding of the hardware functions of the V850E/IF3 and V850E/IG3 shown in the **Organization** below.

Organization This manual is divided into two parts: Hardware (this manual) and Architecture (**V850E1 Architecture User's Manual**).

Hardware	Architecture
<ul style="list-style-type: none">• Pin functions• CPU function• On-chip peripheral functions• Flash memory programming• Electrical specifications	<ul style="list-style-type: none">• Data types• Register set• Instruction format and instruction set• Interrupts and exceptions• Pipeline operation

How to Read This Manual It is assumed that the readers of this manual have general knowledge in the fields of electrical engineering, logic circuits, and microcontrollers.

To understand the overall functions of the V850E/IF3 and V850E/IG3
→ Read this manual according to the **CONTENTS**.

To find the details of a register where the name is known
→ See **APPENDIX B REGISTER INDEX**.

Register format

→ The name of the bit whose number is in angle brackets (<>) in the figure of the register format of each register is defined as a reserved word in the device file.

To understand the details of an instruction function
→ Refer to the **V850E1 Architecture User's Manual**.

To know the electrical specifications of the V850E/IF3 and V850E/IG3
→ See **CHAPTER 28 ELECTRICAL SPECIFICATIONS**.

The “yyy bit of the xxx register” is described as the “xxx.yyy bit” in this manual. Note with caution that even if “xxx.yyy” is described as is in a program, however, the compiler/assembler cannot recognize it correctly.

The mark “<R>” shows major revised points. The revised points can be easily searched by copying an “<R>” in the PDF file and specifying it in the “Find what:” field.

Conventions

Data significance:	Higher digits on the left and lower digits on the right
Active low representation:	\overline{xxx} (overscore over pin or signal name)
Memory map address:	Higher addresses on the top and lower addresses on the bottom
Note:	Footnote for item marked with Note in the text
Caution:	Information requiring particular attention
Remark:	Supplementary information
Numeric representation:	Binary ... xxxx or xxxxB
	Decimal ... xxxx
	Hexadecimal ... xxxxH
Prefix indicating power of 2 (address space, memory capacity):	
	K (kilo): $2^{10} = 1,024$
	M (mega): $2^{20} = 1,024^2$
	G (giga): $2^{30} = 1,024^3$
Data type:	Word ... 32 bits
	Halfword ... 16 bits
	Byte ... 8 bits

Related Documents

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents related to V850E/IF3 and V850E/IG3

Document Name	Document No.
V850E1 Architecture User's Manual	U14559E
V850E/IF3, V850E/IG3 Hardware User's Manual	This manual
V850E/IF3, V850E/IG3 Sample Programs for Serial Communication (UARTA) Application Note	U18723E
V850E/IF3, V850E/IG3 Sample Programs for Serial Communication (UARTB) Application Note	U18724E
V850E/IF3, V850E/IG3 Sample Programs for Serial Communication (CSIB) Application Note	U18725E
V850E/IF3, V850E/IG3 Sample Programs for Serial Communication (I ² C) Application Note	U18726E
V850E/IF3, V850E/IG3 Sample Programs for DMA Function Application Note	U18727E
V850E/IF3, V850E/IG3 Sample Programs for Timer M Application Note	U18728E
V850E/IF3, V850E/IG3 Sample Programs for Watchdog Timer Application Note	U18729E
V850E/IF3, V850E/IG3 Sample Programs for Timer AA Application Note	U18730E
V850E/IF3, V850E/IG3 Sample Programs for Timer AB Application Note	U18731E
V850E/IF3, V850E/IG3 Sample Programs for Timer T Application Note	U18732E
V850E/IF3, V850E/IG3 Sample Programs for Port Function Application Note	U18733E
V850E/IF3, V850E/IG3 Sample Programs for Clock Generator Application Note	U18734E
V850E/IF3, V850E/IG3 Sample Programs for Standby Function Application Note	U18735E
V850E/IF3, V850E/IG3 Sample Programs for Interrupt Function Application Note	U18736E
V850E/IF3, V850E/IG3 Sample Programs for A/D Converters 0 and 1 Application Note	U18737E
V850E/IF3, V850E/IG3 Sample Programs for A/D Converter 2 Application Note	U18738E
V850E/IF3, V850E/IG3 Sample Programs for Low-Voltage Detector (LVI) Function Application Note	U18739E
V850E/IF3, V850E/IG3 6-Phase PWM Output Control by Timer AB, Timer Q Option, Timer AA, A/D Converters 0, 1 Application Note	U18717E

Documents related to development tools (user's manuals)

Document Name		Document No.
QB-V850EIX3 In-Circuit Emulator		U18651E
QB-V850MINI On-Chip Debug Emulator		U17638E
QB-MINI2 On-Chip Debug Emulator with Programming Function		U18371E
QB-Programmer Programming GUI	Operation	U18527E
CA850 Ver. 3.20 C Compiler Package	Operation	U18512E
	C Language	U18513E
	Assembly Language	U18514E
	Link Directives	U18515E
PM+ Ver. 6.30 Project Manager		U18416E
ID850QB Ver. 3.40 Integrated Debugger	Operation	U18604E
TW850 Ver. 2.00 Performance Analysis Tuning Tool		U17241E
SM+ System Simulator	Operation	U18601E
	User Open Interface	U18212E
RX850 Ver. 3.20 Real-Time OS	Basics	U13430E
	Installation	U17419E
	Technical	U13431E
	Task Debugger	U17420E
RX850 Pro Ver. 3.21 Real-Time OS	Basics	U18165E
	In-Structure	U18164E
	Task Debugger	U17422E
AZ850 Ver. 3.30 System Performance Analyzer		U17423E
PG-FP4 Flash Memory Programmer		U15260E
PG-FP5 Flash Memory Programmer		U18865E

CONTENTS

CHAPTER 1 INTRODUCTION	20
1.1 Overview	20
1.2 V850E/IF3	22
1.2.1 Features (V850E/IF3).....	22
1.2.2 Application fields (V850E/IF3)	24
1.2.3 Ordering information (V850E/IF3)	24
1.2.4 Pin configuration (V850E/IF3)	25
1.2.5 Function blocks (V850E/IF3)	27
1.3 V850E/IG3.....	30
1.3.1 Features (V850E/IG3)	30
1.3.2 Application fields (V850E/IG3).....	32
1.3.3 Ordering information (V850E/IG3).....	32
1.3.4 Pin configuration (V850E/IG3).....	33
1.3.5 Function blocks (V850E/IG3).....	38
CHAPTER 2 PIN FUNCTIONS.....	42
2.1 List of Pin Functions	42
2.2 Pin Status.....	54
2.3 Pin I/O Circuits and Recommended Connection of Unused Pins	55
2.4 Pin I/O Circuits	59
CHAPTER 3 CPU FUNCTION.....	60
3.1 Features	60
3.2 CPU Register Set	61
3.2.1 Program register set.....	62
3.2.2 System register set.....	63
3.3 Operating Modes.....	69
3.3.1 Operating modes.....	69
3.3.2 Operating mode specification	69
3.4 Address Space	70
3.4.1 CPU address space	70
3.4.2 Image	71
3.4.3 Wraparound of CPU address space.....	72
3.4.4 Memory map	73
3.4.5 Area.....	74
3.4.6 Recommended use of address space	77
3.4.7 On-chip peripheral I/O registers	79
3.4.8 Special registers.....	93
3.4.9 System wait control register (VSWC)	97
CHAPTER 4 PORT FUNCTIONS.....	98
4.1 Features	98
4.1.1 V850E/IF3	98

4.1.2	V850E/IG3.....	98
4.2	Port Configuration.....	99
4.2.1	V850E/IF3.....	99
4.2.2	V850E/IG3.....	100
4.3	Port Configuration.....	101
4.3.1	Port 0.....	106
4.3.2	Port 1.....	113
4.3.3	Port 2.....	119
4.3.4	Port 3.....	125
4.3.5	Port 4.....	131
4.3.6	Port 7.....	137
4.3.7	Port DL.....	139
4.4	Output Data and Port Read Value for Each Setting.....	144
4.5	Port Register Settings When Alternate Function Is Used.....	157
4.6	Noise Eliminator.....	166
4.7	Cautions.....	172
4.7.1	Cautions on setting port pins.....	172
4.7.2	Cautions on bit manipulation instruction for port n register (Pn).....	173
CHAPTER 5 CLOCK GENERATOR.....		174
5.1	Overview.....	174
5.2	Configuration.....	175
5.3	Control Registers.....	178
5.4	PLL Function.....	184
5.4.1	Overview.....	184
5.4.2	PLL mode.....	184
5.4.3	Clock-through mode.....	184
5.5	Operation.....	185
5.5.1	Operation of each clock.....	185
5.5.2	Clock output function.....	185
5.5.3	Operation timing.....	186
5.6	Clock Monitor.....	189
CHAPTER 6 16-BIT TIMER/EVENT COUNTER AA (TAA).....		190
6.1	Overview.....	190
6.2	Functions.....	191
6.3	Configuration.....	192
6.4	Registers.....	199
6.5	Timer Output Operations.....	212
6.6	Operation.....	213
6.6.1	Interval timer mode (TAA _n MD2 to TAA _n MD0 bits = 000).....	221
6.6.2	External event count mode (TAA _m MD2 to TAA _m MD0 bits = 001).....	233
6.6.3	External trigger pulse output mode (TAA _m MD2 to TAA _m MD0 bits = 010).....	244
6.6.4	One-shot pulse output mode (TAA _m MD2 to TAA _m MD0 bits = 011).....	256
6.6.5	PWM output mode (TAA _m MD2 to TAA _m MD0 bits = 100).....	263
6.6.6	Free-running timer mode (TAA _n MD2 to TAA _n MD0 bits = 101).....	272
6.6.7	Pulse width measurement mode (TAA _m MD2 to TAA _m MD0 bits = 110).....	288

CHAPTER 7 16-BIT TIMER/EVENT COUNTER AB (TAB)	294
7.1 Overview	294
7.2 Functions	294
7.3 Configuration	295
7.4 Registers	297
7.5 Timer Output Operations	312
7.6 Operation	313
7.6.1 Interval timer mode (TABnMD2 to TABnMD0 bits = 000)	321
7.6.2 External event count mode (TABnMD2 to TABnMD0 bits = 001)	333
7.6.3 External trigger pulse output mode (TABnMD2 to TABnMD0 bits = 010)	344
7.6.4 One-shot pulse output mode (TABnMD2 to TABnMD0 bits = 011)	357
7.6.5 PWM output mode (TABnMD2 to TABnMD0 bits = 100)	366
7.6.6 Free-running timer mode (TABnMD2 to TABnMD0 bits = 101)	377
7.6.7 Pulse width measurement mode (TABnMD2 to TABnMD0 bits = 110)	396
 CHAPTER 8 16-BIT TIMER/EVENT COUNTER T (TMT)	 402
8.1 Overview	402
8.2 Functions	403
8.3 Configuration	404
8.4 Registers	408
8.5 Timer Output Operations	428
8.6 Operation	429
8.6.1 Interval timer mode (TTnMD3 to TTnMD0 bits = 0000)	437
8.6.2 External event count mode (TTmMD3 to TTmMD0 bits = 0001)	446
8.6.3 External trigger pulse output mode (TTmMD3 to TTmMD0 bits = 0010)	457
8.6.4 One-shot pulse output mode (TTmMD3 to TTmMD0 bits = 0011)	470
8.6.5 PWM output mode (TTmMD3 to TTmMD0 bits = 0100)	477
8.6.6 Free-running timer mode (TTnMD3 to TTnMD0 bits = 0101)	486
8.6.7 Pulse width measurement mode (TTmMD3 to TTmMD0 bits = 0110)	502
8.6.8 Triangular-wave PWM output mode (TTmMD3 to TTmMD0 bits = 0111)	508
8.6.9 Encoder count function	511
8.6.10 Encoder compare mode (TTmMD3 to TTmMD0 bits = 1000)	527
 CHAPTER 9 16-BIT INTERVAL TIMER M (TMM)	 535
9.1 Overview	535
9.2 Configuration	536
9.3 Control Register	537
9.4 Operation	538
9.4.1 Interval timer mode	538
9.5 Cautions	542
 CHAPTER 10 MOTOR CONTROL FUNCTION	 543
10.1 Functional Overview	543
10.2 Configuration	544
10.3 Control Registers	548
10.4 Operation	562

10.4.1	System outline	562
10.4.2	Dead-time control (generation of negative-phase wave signal)	567
10.4.3	Interrupt culling function.....	574
10.4.4	Operation to rewrite register with transfer function	581
10.4.5	TAAAn tuning operation for A/D conversion start trigger signal output	599
10.4.6	A/D conversion start trigger output function.....	602
CHAPTER 11 WATCHDOG TIMER FUNCTIONS		607
11.1	Functions	607
11.2	Configuration.....	607
11.3	Control Registers	608
11.4	Operation	609
11.5	Caution	609
CHAPTER 12 A/D CONVERTERS 0 AND 1.....		610
12.1	Features	610
12.2	Configuration.....	612
12.3	Control Registers	622
12.4	Operation	656
12.4.1	Basic operation.....	656
12.4.2	Input voltage and conversion result	658
12.4.3	Operation mode.....	660
12.4.4	Operation setting	660
12.4.5	Operation of 1-channel conversion	661
12.4.6	Operation of multiple channel conversion.....	662
12.4.7	A/D trigger mode (normal operation mode)	664
12.4.8	A/D trigger polling mode (normal operation mode)	666
12.4.9	Hardware trigger mode (normal operation mode).....	668
12.4.10	Conversion channel specification mode (extension operation mode)	670
12.4.11	Extension buffer mode (extension operation mode)	672
12.5	Internal Equivalent Circuit.....	678
12.6	Cautions	680
12.6.1	Stopping conversion operation	680
12.6.2	Interval of trigger during conversion operation in hardware trigger mode, conversion channel specification mode, and extension buffer mode.....	680
12.6.3	Writing to ADnSCM register.....	680
12.6.4	A/D conversion start timing.....	680
12.6.5	Operation in standby mode.....	681
12.6.6	Timing of accepting trigger in conversion channel specification mode and extension buffer mode	681
12.6.7	Variation of A/D conversion results.....	681
12.6.8	A/D conversion result hysteresis characteristics.....	681
12.6.9	A/D conversion trigger interval for continuous conversion	682
12.7	How to Read A/D Converter Characteristics Table	683
CHAPTER 13 A/D CONVERTER 2		687
13.1	Features	687

13.2	Configuration	688
13.3	Control Registers	691
13.4	Operation	697
13.4.1	Basic operation.....	697
13.4.2	Trigger mode	699
13.4.3	Operation mode.....	700
13.5	Operation in Software Trigger Mode.....	707
13.6	Internal Equivalent Circuit	711
13.7	Cautions.....	713
13.8	How to Read A/D Converter Characteristics Table	716
CHAPTER 14	ASYNCHRONOUS SERIAL INTERFACE A (UARTA).....	717
14.1	Mode Switching Between UARTA and Other Serial Interface.....	717
14.1.1	Mode switching between UARTA0 and CSIB0.....	717
14.1.2	Mode switching between UARTA1 and I ² C.....	718
14.1.3	Mode switching between UARTA2 and CSIB1	719
14.2	Features	720
14.3	Configuration	721
14.4	Control Registers.....	723
14.5	Interrupt Request Signals	728
14.6	Operation	729
14.6.1	Data format	729
14.6.2	UART transmission	731
14.6.3	Continuous transmission procedure.....	732
14.6.4	UART reception.....	734
14.6.5	Reception errors.....	735
14.6.6	Parity types and operations.....	736
14.6.7	Receive data noise filter	737
14.7	Dedicated Baud Rate Generator.....	738
14.8	Cautions.....	745
CHAPTER 15	ASYNCHRONOUS SERIAL INTERFACE B (UARTB).....	746
15.1	Mode Switching Between UARTB and CSIB2.....	746
15.2	Features	747
15.3	Configuration	748
15.4	Control Registers.....	752
15.5	Interrupt Request Signals	768
15.6	Control Modes.....	771
15.7	Operation	775
15.7.1	Data format	775
15.7.2	Transmit operation	776
15.7.3	Continuous transmission operation	779
15.7.4	Receive operation	780
15.7.5	Reception error.....	783
15.7.6	Parity types and corresponding operation	784
15.7.7	Receive data noise filter	785
15.8	Dedicated Baud Rate Generator (BRG).....	786

15.9	Control Flow	793
15.10	Cautions	804
CHAPTER 16 CLOCKED SERIAL INTERFACE B (CSIB).....		806
16.1	Mode Switching Between CSIB and Other Serial Interface	806
16.1.1	Mode switching between CSIB0 and UARTA0	806
16.1.2	Mode switching between CSIB1 and UARTA2	807
16.1.3	Mode switching between CSIB2 and UARTB	808
16.2	Features	809
16.3	Configuration.....	810
16.4	Control Registers	812
16.5	Operation	819
16.5.1	Single transfer mode (master mode, transmission mode)	819
16.5.2	Single transfer mode (master mode, reception mode).....	821
16.5.3	Single transfer mode (master mode, transmission/reception mode).....	823
16.5.4	Single transfer mode (slave mode, transmission mode).....	825
16.5.5	Single transfer mode (slave mode, reception mode)	827
16.5.6	Single transfer mode (slave mode, transmission/reception mode)	829
16.5.7	Continuous transfer mode (master mode, transmission mode)	831
16.5.8	Continuous transfer mode (master mode, reception mode).....	833
16.5.9	Continuous transfer mode (master mode, transmission/reception mode).....	836
16.5.10	Continuous transfer mode (slave mode, transmission mode)	840
16.5.11	Continuous transfer mode (slave mode, reception mode)	842
16.5.12	Continuous transfer mode (slave mode, transmission/reception mode)	845
16.5.13	Reception error.....	849
16.5.14	Clock timing	850
16.6	Output Pins	852
CHAPTER 17 I²C BUS.....		853
17.1	Mode Switching Between I²C and UARTA1	853
17.2	Features	854
17.3	Configuration.....	857
17.4	Registers	859
17.5	Functions	873
17.5.1	Pin configuration.....	873
17.6	I²C Bus Definitions and Control Methods	874
17.6.1	Start condition.....	874
17.6.2	Addresses.....	875
17.6.3	Transfer direction specification	876
17.6.4	$\overline{\text{ACK}}$	877
17.6.5	Stop condition.....	878
17.6.6	Wait state	879
17.6.7	Wait state cancellation method.....	881
17.7	I²C Interrupt Request Signals (INTIIC).....	882
17.7.1	Master device operation	883
17.7.2	Slave device operation (when receiving slave address data (address match)).....	886
17.7.3	Slave device operation (when receiving extension code)	890

17.7.4	Operation without communication	894
17.7.5	Arbitration loss operation (operation as slave after arbitration loss)	895
17.7.6	Operation when arbitration loss occurs (no communication after arbitration loss).....	897
17.8	Interrupt Request Signal (INTIIC) Generation Timing and Wait Control	904
17.9	Address Match Detection Method.....	905
17.10	Error Detection.....	905
17.11	Extension Code.....	905
17.12	Arbitration.....	906
17.13	Wakeup Function	907
17.14	Communication Reservation	908
17.14.1	When communication reservation function is enabled (IICF0.IICRSV0 bit = 0).....	908
17.14.2	When communication reservation function is disabled (IICF0.IICRSV0 bit = 1)	911
17.15	Cautions.....	912
17.16	Communication Operations.....	913
17.16.1	Master operation in single master system	914
17.16.2	Master operation in multimaster system.....	915
17.16.3	Slave operation	918
17.17	Timing of Data Communication.....	921
CHAPTER 18	BUS CONTROL FUNCTION.....	928
18.1	Features	928
18.2	Bus Control Pins.....	929
18.2.1	Pin status during internal ROM, internal RAM, and on-chip peripheral I/O access.....	929
18.3	Memory Block Function	930
18.3.1	Chip select control function	930
18.4	Bus Cycle Type Control Function.....	931
18.5	Bus Access.....	932
18.5.1	Number of access clocks	932
18.5.2	Bus sizing function	933
18.5.3	Endian function.....	934
18.5.4	Bus width.....	934
18.6	Wait Function	941
18.6.1	Programmable wait function.....	941
18.6.2	External wait function	944
18.6.3	Relationship between programmable wait and external wait.....	944
18.6.4	Bus cycles in which wait function is valid.....	945
18.7	Idle State Insertion Function.....	946
18.8	Bus Timing.....	948
18.9	Bus Priority Order.....	958
18.10	Boundary Operation Conditions	958
18.10.1	Program space.....	958
18.10.2	Data space.....	958
CHAPTER 19	DMA FUNCTIONS (DMA CONTROLLER).....	959
19.1	Features	959
19.2	Configuration	960
19.3	Control Registers.....	961

19.3.1	DMA source address registers 0 to 3 (DSA0 to DSA3).....	961
19.3.2	DMA destination address registers 0 to 3 (DDA0 to DDA3).....	963
19.3.3	DMA transfer count registers 0 to 3 (DBC0 to DBC3).....	965
19.3.4	DMA addressing control registers 0 to 3 (DADC0 to DADC3)	966
19.3.5	DMA channel control registers 0 to 3 (DCHC0 to DCHC3).....	967
19.3.6	DMA trigger factor registers 0 to 3 (DTFR0 to DTFR3)	969
19.4	Transfer Modes.....	973
19.4.1	Single transfer mode	973
19.4.2	Single-step transfer mode.....	975
19.4.3	Block transfer mode.....	976
19.5	Transfer Types.....	977
19.5.1	2-cycle transfer	977
19.6	Transfer Target.....	977
19.6.1	Transfer type and transfer target	977
19.7	DMA Channel Priorities	977
19.8	Next Address Setting Function.....	978
19.9	DMA Transfer Start Factors	979
19.10	Forcible Termination.....	980
19.11	Times Related to DMA Transfer.....	981
19.12	Cautions	981
19.13	DMA Transfer End.....	982
CHAPTER 20	INTERRUPT/EXCEPTION PROCESSING FUNCTION.....	983
20.1	Features	983
20.2	Non-Maskable Interrupts	988
20.2.1	Operation.....	989
20.2.2	Restore.....	991
20.2.3	Non-maskable interrupt status flag (NP).....	992
20.3	Maskable Interrupts	993
20.3.1	Operation.....	993
20.3.2	Restore	995
20.3.3	Priorities of maskable interrupts	996
20.3.4	Interrupt control registers (xxICn)	1000
20.3.5	Interrupt mask registers 0 to 5 (IMR0 to IMR5).....	1005
20.3.6	In-service priority register (ISPR).....	1008
20.3.7	Maskable interrupt status flag (ID).....	1009
20.4	External Interrupt Request Input Pins (INTP00 to INTP18, INTADT0, INTADT1)	1010
20.4.1	Noise elimination	1010
20.4.2	Edge detection.....	1010
20.5	Software Exception	1015
20.5.1	Operation.....	1015
20.5.2	Restore.....	1016
20.5.3	Exception status flag (EP)	1017
20.6	Exception Trap	1017
20.6.1	Illegal opcode definition	1017
20.6.2	Debug trap.....	1019
20.7	Multiple Interrupt Servicing Control.....	1021
20.8	Interrupt Response Time of CPU.....	1023

20.9	Periods in Which CPU Does Not Acknowledge Interrupts	1024
20.10	Caution	1024
CHAPTER 21 STANDBY FUNCTION.....		1025
21.1	Overview	1025
21.2	Control Registers	1027
21.3	HALT Mode	1029
21.3.1	Setting and operation status	1029
21.3.2	Releasing HALT mode	1029
21.4	IDLE Mode.....	1031
21.4.1	Setting and operation status	1031
21.4.2	Releasing IDLE mode	1031
21.5	STOP Mode	1033
21.5.1	Setting and operation status	1033
21.5.2	Releasing STOP mode.....	1033
21.6	Securing Oscillation Stabilization Time	1035
CHAPTER 22 RESET FUNCTIONS.....		1036
22.1	Overview	1036
22.2	Control Register	1036
22.3	Operation	1038
CHAPTER 23 LOW-VOLTAGE DETECTOR.....		1041
23.1	Functions	1041
23.2	Configuration	1041
23.3	Control Registers	1042
23.4	Operation	1044
23.4.1	To use for internal reset signal	1044
23.4.2	To use for interrupt	1046
CHAPTER 24 POWER-ON CLEAR CIRCUIT		1047
24.1	Function	1047
24.2	Configuration	1047
24.3	Operation	1048
CHAPTER 25 REGULATOR.....		1049
25.1	Overview	1049
25.2	Operation	1050
CHAPTER 26 ON-CHIP DEBUG FUNCTION.....		1051
26.1	Debugging Using DCU	1052
26.1.1	Circuit connection examples.....	1052
26.1.2	Interface signals	1056
26.1.3	Maskable functions.....	1057
26.1.4	Cautions	1058

26.2	Debugging Without Using DCU	1059
26.2.1	Circuit connection examples	1059
26.2.2	Maskable functions	1062
26.2.3	Securing of user resources	1062
26.2.4	Cautions	1068
26.3	ROM Security Function	1069
26.3.1	Security ID	1069
26.3.2	Setting	1070
CHAPTER 27 FLASH MEMORY		1071
27.1	Features	1071
<R> 27.2	Memory Configuration	1072
27.3	Functional Overview	1073
27.3.1	Erase units	1075
27.3.2	Security function	1075
27.4	Writing with Flash Memory Programmer	1077
27.5	Flash Memory Programming Environment	1078
27.6	Communication Method of Flash Memory Programming	1079
27.7	Pin Processing During Flash Memory Programming	1085
27.7.1	Power supply	1085
27.7.2	Pins used	1085
27.7.3	RESET pin	1088
27.7.4	FLMD0 and FLMD1 pins	1088
27.7.5	Port pins	1089
27.7.6	Other signal pins	1089
27.8	Flash Memory Programming Mode	1090
27.8.1	Flash memory control	1090
27.8.2	Selection of communication mode	1091
27.8.3	Communication commands	1092
27.9	Rewriting by Self Programming	1094
27.9.1	Overview	1094
27.9.2	Features	1095
27.9.3	Standard self programming flow	1096
27.9.4	Flash functions	1097
27.9.5	Pin processing	1097
27.9.6	Internal resources used	1098
CHAPTER 28 ELECTRICAL SPECIFICATIONS		1099
28.1	V850E/IF3	1099
28.1.1	Absolute maximum ratings	1099
28.1.2	Capacitance	1100
28.1.3	Operating conditions	1100
28.1.4	Clock oscillator characteristics	1101
28.1.5	Regulator characteristics	1102
28.1.6	DC characteristics	1103
28.1.7	Data retention characteristics	1105
28.1.8	AC characteristics	1106

28.1.9	Characteristics of A/D converters 0 and 1	1116
28.1.10	Characteristics of A/D converter 2.....	1117
28.1.11	Operational amplifier characteristics	1118
28.1.12	Comparator characteristics.....	1119
28.1.13	Power-on-clear circuit (POC).....	1120
28.1.14	Low-voltage detector (LVI)	1121
28.1.15	Flash memory programming characteristics.....	1122
28.2	V850E/IG3.....	1123
28.2.1	Absolute maximum ratings	1123
28.2.2	Capacitance	1124
28.2.3	Operating conditions	1124
28.2.4	Clock oscillator characteristics	1125
28.2.5	Regulator characteristics.....	1126
28.2.6	DC characteristics	1127
28.2.7	Data retention characteristics.....	1129
28.2.8	AC characteristics	1130
28.2.9	Characteristics of A/D converters 0, 1	1148
28.2.10	Characteristics of A/D converter 2.....	1149
28.2.11	Operational amplifier characteristics	1150
28.2.12	Comparator characteristics.....	1151
28.2.13	Power-on-clear circuit (POC).....	1152
28.2.14	Low-voltage detector (LVI)	1153
28.2.15	Flash memory programming characteristics.....	1154
CHAPTER 29 PACKAGE DRAWINGS.....		1155
CHAPTER 30 RECOMMENDED SOLDERING CONDITIONS		1159
APPENDIX A CAUTIONS.....		1161
A.1	Restriction on Conflict Between sld Instruction and Interrupt Request.....	1161
A.1.1	Description	1161
A.1.2	Countermeasure.....	1161
APPENDIX B REGISTER INDEX.....		1162
APPENDIX C INSTRUCTION SET LIST.....		1175
C.1	Conventions	1175
C.2	Instruction Set (in Alphabetical Order).....	1178
APPENDIX D REVISION HISTORY		1185
D.1	Major Revisions in This Edition.....	1185
D.2	Revision History up to Previous Edition	1186

CHAPTER 1 INTRODUCTION

The V850E/IF3 and V850E/IG3 are products of the NEC Electronics V850 single-chip microcontrollers. This chapter gives an outline of the V850E/IF3 and V850E/IG3.

1.1 Overview

The V850E/IF3 and V850E/IG3 are 32-bit single-chip microcontrollers that use the V850E1 CPU core and incorporate ROM/RAM and various peripheral functions such as DMA controller, timer/counter, watchdog timer, serial interfaces, A/D converter, and on-chip debug function.

In addition to high real-time response characteristics and 1-clock-pitch basic instructions, the V850E/IF3 and V850E/IG3 feature instructions such as multiply instructions, saturated operation instructions, and bit manipulation instructions realized by a hardware multiplier, as optimum instructions for digital servo control applications. Moreover, as a real-time control system, the V850E/IF3 and V850E/IG3 enable an extremely high cost-performance for applications such as motor inverter control.

Table 1-1 lists the V850E/IF3 and V850E/IG3 products.

Table 1-1. V850E/IF3, V850E/IG3 Product List

Part Number	Function	Package	ROM		RAM Size	Operating Frequency (MAX.)	Maskable Interrupt		Non-Maskable Interrupt
			Type	Size			External	Internal	
V850E/IF3	μ PD70F3451	80GC	Flash memory	128 KB	8 KB	64 MHz	15	73	1
	μ PD70F3452	80GC		256 KB	12 KB				
V850E/IG3	μ PD70F3453	100GC		128 KB	8 KB		21	74	
	μ PD70F3453	100GF		128 KB	8 KB				
	μ PD70F3454	100GC		256 KB	12 KB				
	μ PD70F3454	100GF		256 KB	12 KB				
	μ PD70F3454	161F1	256 KB	12 KB					

- Remarks 1.** 80GC (V850E/IF3): 80-pin plastic LQFP (14 × 14)
 100GC (V850E/IG3): 100-pin plastic LQFP (fine pitch) (14 × 14)
 100GF (V850E/IG3): 100-pin plastic LQFP (14 × 20)
 161F1(V850E/IG3): 161-pin plastic FBGA (10 × 10)
- 2.** The part numbers of the V850E/IG3 are shown as follows in this manual.
- GF versions
 - μ PD70F3453GF-GAS-AX, 70F3454GF-GAS-AX

Table 1-2 shows the differences in functions between the V850E/IF3 and V850E/IG3.

Table 1-2. Differences in Functions Between V850E/IF3 and V850E/IG3

Item		V850E/IF3	V850E/IG3
Port function	I/O	44	56
	Input	4	8
	On-chip pull-up resistor	44	56
Interrupt source		External interrupt: 15 Internal interrupt: 74	External interrupt: 21 Internal interrupt: 75
External bus function		None	Provided (μ PD70F3454GC-8EA-A and 70F3454F1-DA9-A only)
Timers AA0 to AA4		Timer AA0 (without I/O) Timer AA1 (without I/O) Timer AA2 Timer AA3 (without I/O) Timer AA4	Timer AA0 (without I/O) Timer AA1 (without I/O) Timer AA2 Timer AA3 Timer AA4
Timers T0, T1		Timer T0 (without I/O) Timer T1	Timer T0 Timer T1
Motor control function	High-impedance output control pin	TOA2OFF TOB0OFF TOB1OFF	TOA2OFF TOA3OFF TOB0OFF TOB1OFF
A/D converter 2	Analog input	4 channels	8 channels
On-chip debug function	On-chip debug emulator	NIMICUBE2	NIMICUBE NIMICUBE2
Power supply for external pin		EV _{DD0} , EV _{DD1}	EV _{DD0} to EV _{DD2}
Package		80-pin plastic LQFP (14 × 14)	100-pin plastic LQFP (14 × 14) 100-pin plastic LQFP (14 × 20) 161-pin plastic FBGA (10 × 10)

1.2 V850E/IF3

1.2.1 Features (V850E/IF3)

- Minimum instruction execution time:
15.6 ns (at internal 64 MHz operation)
- General-purpose registers: 32 bits × 32
- CPU features:
 - Signed multiplication (16 bits × 16 bits → 32 bits or 32 bits × 32 bits → 64 bits):
1 to 2 clocks
 - Saturated operation instructions (with overflow/underflow detection function)
 - 32-bit shift instructions: 1 clock
 - Bit manipulation instructions
 - Load/store instructions with long/short format
 - Signed load instructions

- Internal memory:

Part Number	Internal ROM	Internal RAM
μPD70F3451	128 KB (flash memory)	8 KB
μPD70F3452	256 KB (flash memory)	12 KB

- On-chip debug function: Supports MINICUBE[®]2.
- Interrupts/exceptions:
 - Non-maskable interrupts: 1 source (external: none, internal: 1)
 - Maskable interrupts: 88 sources (external: 15, internal: 73)
 - Software exceptions: 32 sources
 - Exception traps: 2 sources
- DMA controller:
 - 4 channels
 - Transfer unit: 8 bits/16 bits
 - Maximum transfer count: 65536 (2¹⁶)
 - Transfer type: 2-cycle
 - Transfer modes: Single/single step/block
 - Transfer targets: On-chip peripheral I/O ↔ Internal RAM
On-chip peripheral I/O ↔ On-chip peripheral I/O
 - Transfer request: On-chip peripheral I/O/software
 - Next address setting function
- I/O lines: Total: 48 (Input ports: 4, I/O ports: 44)

- Timer/counter function:
 - 16-bit interval timer M (TMM): 4 channels
 - 16-bit timer/event counter AA (TAA): 5 channels
 - 16-bit timer/event counter AB (TAB): 2 channels
 - 16-bit timer/event counter T (TMT): 2 channels
 - Motor control function (uses timer TAB: 2 channels (TAB0, TAB1), TAA: 2 channels (TAA0, TAA1))
 - 16-bit accuracy 6-phase PWM function with deadtime: 2 channels
 - High-impedance output control function
 - A/D trigger generation by timer tuning operation function
 - Arbitrary cycle setting function
 - Arbitrary deadtime setting function
 - Watchdog timer: 1 channel

- Serial interfaces:
 - Asynchronous serial interface A (UARTA)
 - Asynchronous serial interface B (UARTB)
 - Clocked serial interface B (CSIB)
 - I²C bus interface (I²C)

 - UARTA0/CSIB0: 1 channel
 - UARTA1/I²C: 1 channel
 - UARTA2/CSIB1: 1 channel
 - UARTB/CSIB2: 1 channel

- A/D converter:
 - 12-bit resolution A/D converters (A/D converters 0 and 1): 5 channels + 5 channels (2 units)
 - The one A/D converter 0 channel and three A/D converter 1 channels are provided with an operational amplifier for input level amplification and a comparator for overvoltage detection.
 - 10-bit resolution A/D converter (A/D converter 2): 4 channels

- Clock generator:
 - 4 to 8 MHz resonator connectable (external clock input prohibited)
 - Multiplication function by PLL clock synthesizer (fixed to multiplication by eight, $f_{xx} = 32$ to 64 MHz)
 - CPU clock division function (f_{xx} , $f_{xx}/2$, $f_{xx}/4$, $f_{xx}/8$)

- Power-save function: HALT/IDLE/STOP mode

- Power-on-clear function:

- Low-voltage detection function:

- Package: 80-pin plastic LQFP (14 × 14)

- Operation supply voltage: $V_{DD0} = V_{DD1} = EV_{DD0} = EV_{DD1} = AV_{DD0} = AV_{DD1} = AV_{DD2} = 4.0$ to 5.5 V (when A/D converter 0, 1 or 2 is operating)
 $V_{DD0} = V_{DD1} = EV_{DD0} = EV_{DD1} = AV_{DD0} = AV_{DD1} = AV_{DD2} = 3.5$ to 5.5 V (when none of A/D converters 0 to 2 is operating)