



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



V850ES/JC3-L, V850ES/JE3-L

User's Manual: Hardware

RENESAS MCU

V850ES/Jx3-L Microcontrollers

V850ES/JC3-L

μPD70F3797	μPD70F3802
μPD70F3798	μPD70F3803
μPD70F3799	μPD70F3804
μPD70F3800	μPD70F3838
μPD70F3801	μPD70F3839

V850ES/JE3-L

μPD70F3805
μPD70F3806
μPD70F3807
μPD70F3808
μPD70F3840

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (<http://www.renesas.com>).

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

NOTES FOR CMOS DEVICES

① VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

② HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

⑤ POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

⑥ INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

How to Use This Manual

- Readers** This manual is intended for users who wish to understand the functions of the V850ES/JC3-L, V850ES/JE3-L and design application systems using these products.
- Purpose** This manual is intended to give users an understanding of the hardware functions of the V850ES/JC3-L, V850ES/JE3-L shown in the **Organization** below.
- Organization** This manual is divided into two parts: Hardware (this manual) and Architecture (**V850ES Architecture User's Manual**).

Hardware

- Pin functions
- CPU function
- On-chip peripheral functions
- Flash memory programming
- Electrical specifications (Target)

Architecture

- Data types
- Register set
- Instruction format and instruction set
- Interrupts and exceptions
- Pipeline operation

How to Read This Manual It is assumed that the readers of this manual have general knowledge in the fields of electrical engineering, logic circuits, and microcontrollers.

To understand the overall functions of the V850ES/JC3-L, V850ES/JE3-L
→ Read this manual according to the **CONTENTS**.

To find the details of a register where the name is known
→ Use **APPENDIX C REGISTER INDEX**.

Register format
→ The name of the bit whose number is in angle brackets (<>) in the figure of the register format of each register is defined as a reserved word in the device file.

To understand the details of an instruction function
→ Refer to the **V850ES Architecture User's Manual** available separately.

To know the electrical specifications of the V850ES/JC3-L (40-pin)
→ See **CHAPTER 30 ELECTRICAL SPECIFICATIONS (V850ES/JC3-L (40-pin)) (Target)**

To know the electrical specifications of the V850ES/JC3-L (48-pin)
→ See **CHAPTER 31 ELECTRICAL SPECIFICATIONS (V850ES/JC3-L (48-pin)) (Target)**

To know the electrical specifications of the V850ES/JE3-L
→ See **CHAPTER 32 ELECTRICAL SPECIFICATIONS (V850ES/JE3-L) (Target)**

The “yyy bit of the xxx register” is described as the “xxx.yyy bit” in this manual. Note with caution that if “xxx.yyy” is described as is in a program, however, the compiler/assembler cannot recognize it correctly.

Conventions

Data significance:	Higher digits on the left and lower digits on the right
Active low representation:	$\overline{\text{xxx}}$ (overscore over pin or signal name)
Memory map address:	Higher addresses on the top and lower addresses on the bottom
Note:	Footnote for item marked with Note in the text
Caution:	Information requiring particular attention
Remark:	Supplementary information
Numeric representation:	Binary ... xxxx or xxxxB Decimal ... xxxx Hexadecimal ... xxxxH
Prefix indicating power of 2 (address space, memory capacity):	K (kilo): $2^{10} = 1,024$ M (mega): $2^{20} = 1,024^2$ G (giga): $2^{30} = 1,024^3$

Related Documents

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents related to V850ES/JC3-L, V850ES/JE3-L

Document Name	Document No.
V850ES Architecture User's Manual	U15943E
V850ES/JC3-L, V850ES/JE3-L Hardware User's Manual	This manual

Documents related to development tools

Document Name	Document No.	
QB-V850ESJX3L In-Circuit Emulator	To be prepared	
QB-V850MINI, QB-V850MINIL On-Chip Debug Emulator	U17638E	
QB-MINI2 On-Chip Debug Emulator with Programming Function	U18371E	
CA850 Ver. 3.20 C Compiler Package	Operation	U18512E
	C Language	U18513E
	Assembly Language	U18514E
	Link Directives	U18415E
PM+ Ver. 6.30 Project Manager	U18416E	
ID850QB Ver. 3.40 Integrated Debugger	Operation	U18604E
SM850 Ver. 2.50 System Simulator	Operation	U16218E
SM850 Ver. 2.00 or Later System Simulator	External Part User Open Interface Specification	U14873E
SM+ System Simulator	Operation	U18601E
	User Open Interface	U18212E
RX850 Ver. 3.20 Real-Time OS	Basics	U13430E
	Installation	U17419E
	Technical	U13431E
	Task Debugger	U17420E
RX850 Pro Ver. 3.21 Real-Time OS	Basics	U18165E
	Installation	U17421E
	Task Debugger	U17422E
AZ850 Ver. 3.30 System Performance Analyzer	U17423E	
PG-FP5 Flash Memory Programmer	U18865E	

Other Documents

Document Name	Document No.
SEMICONDUCTOR SELECTION GUIDE – Products and Packages –	X13769X
Semiconductor Device Mount Manual	Note
Quality Grades on Renesas Semiconductor Devices	C11531E
Renesas Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

Note See the “Semiconductor Device Mount Manual” website (<http://www2.renesas.com/pkg/en/mount/index.html>).

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

IECUBE is a registered trademark of Renesas Electronics Corporation in Japan and Germany.

MINICUBE is a registered trademark of Renesas Electronics Corporation in Japan and Germany or a trademark in the United States of America.

EEPROM is a trademark of Renesas Electronics Corporation

Applilet is a registered trademark of Renesas Electronics in Japan, Germany, Hong Kong, China, the Republic of Korea, the United Kingdom, and the United States of America.

Windows and Windows NT are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

PC/AT is a trademark of International Business Machines Corporation.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

TRON is an abbreviation of The Realtime Operating System Nucleus.

ITRON is an abbreviation of Industrial TRON.

Table of Contents

CHAPTER 1 INTRODUCTION	19
1.1 General	19
1.2 Features	23
1.3 Application Fields	25
1.4 Ordering Information	25
1.4.1 V850ES/JC3-L	25
1.4.2 V850ES/JE3-L	25
1.5 Pin Configuration (Top View)	26
1.6 Function Block Configuration	31
1.6.1 Internal block diagram.....	31
1.6.2 Internal units	34
CHAPTER 2 PIN FUNCTIONS	37
2.1 List of Pin Functions	37
2.2 Pin States	45
2.3 Pin I/O Circuit Types, I/O Buffer Power Supplies, and Connection of Unused Pins	46
2.4 Cautions	49
CHAPTER 3 CPU FUNCTION	50
3.1 Features	50
3.2 CPU Register Set	51
3.2.1 Program register set	52
3.2.2 System register set	53
3.3 Operation Modes	59
3.4 Address Space	60
3.4.1 CPU address space	60
3.4.2 Memory map	61
3.4.3 Areas	63
3.4.4 Wraparound of data space.....	68
3.4.5 Recommended use of address space.....	68
3.4.6 Peripheral I/O registers	72
3.4.7 Special registers	82
3.4.8 Registers to be set first	86
3.4.9 Cautions.....	87
CHAPTER 4 PORT FUNCTIONS	89
4.1 Features	89
4.1.1 V850ES/JC3-L (40-pin)	89
4.1.2 V850ES/JC3-L (48-pin).....	89
4.1.3 V850ES/JE3-L	89
4.2 Basic Port Configuration	90
4.2.1 V850ES/JC3-L (40-pin).....	90
4.2.2 V850ES/JC3-L (48-pin).....	91
4.2.3 V850ES/JE3-L	92
4.3 Port Configuration	93
4.3.1 Port 0	99

4.3.2	Port 1 (V850ES/JC3-L (48-pin), V850ES/JE3-L).....	105
4.3.3	Port 3	106
4.3.4	Port 4	114
4.3.5	Port 5	116
4.3.6	Port 7	121
4.3.7	Port 9	124
4.3.8	Port CM.....	136
4.3.9	Port DL.....	137
4.4	Block Diagrams	139
4.5	Port Register Settings When Alternate Function Is Used.....	171
4.6	Cautions	177
4.6.1	Cautions on setting port pins.....	177
4.6.2	Cautions on bit manipulation instruction for port n register (Pn).....	180
4.6.3	Cautions on on-chip debug pins.....	181
4.6.4	Cautions on P05/INTP2/DRST pin.....	181
4.6.5	Cautions on P10, P11, and P53 pins when power is turned on	181
4.6.6	Hysteresis characteristics	181
CHAPTER 5	CLOCK GENERATOR	182
5.1	Overview	182
5.2	Configuration.....	183
5.3	Registers	185
5.4	Operations	190
5.4.1	Operation of each clock	190
5.4.2	External clock signal input.....	190
5.5	PLL Function	191
5.5.1	Overview	191
5.5.2	Registers.....	191
5.5.3	Usage	195
5.6	How to Connect a Resonator	196
5.6.1	Main clock oscillator.....	196
5.6.2	Subclock oscillator	196
CHAPTER 6	16-BIT TIMER/EVENT COUNTER P (TMP)	199
6.1	Overview	199
6.2	Configuration.....	200
6.2.1	Pins used by TMPn.....	202
6.2.2	Register configuraiton	203
6.2.3	Interrupts.....	206
6.3	Registers	207
6.4	Operations	219
6.4.1	Interval timer mode (TPnMD2 to TPnMD0 bits = 000)	227
6.4.2	External event count mode (TPnMD2 to TPnMD0 bits = 001)	238
6.4.3	External trigger pulse output mode (TPnMD2 to TPnMD0 bits = 010)	247
6.4.4	One-shot pulse output mode (TPnMD2 to TPnMD0 bits = 011).....	259
6.4.5	PWM output mode (TPnMD2 to TPnMD0 bits = 100)	267
6.4.6	Free-running timer mode (TPnMD2 to TPnMD0 bits = 101)	276
6.4.7	Pulse width measurement mode (TPnMD2 to TPnMD0 bits = 110).....	292
6.4.8	Timer output operations	296
6.5	Selector (V850ES/JE3-L only)	297

6.6	Cautions	298
CHAPTER 7	16-BIT TIMER/EVENT COUNTER Q (TMQ)	299
7.1	Functions	299
7.2	Configuration	300
7.2.1	Pins used by TMQ0	302
7.2.2	Interrupts.....	303
7.3	Registers	304
7.4	Operations	319
7.4.1	Interval timer mode (TQ0MD2 to TQ0MD0 bits = 000)	326
7.4.2	External event count mode (TQ0MD2 to TQ0MD0 bits = 001)	337
7.4.3	External trigger pulse output mode (TQ0MD2 to TQ0MD0 bits = 010)	348
7.4.4	One-shot pulse output mode (TQ0MD2 to TQ0MD0 bits = 011)	363
7.4.5	PWM output mode (TQ0MD2 to TQ0MD0 bits = 100)	373
7.4.6	Free-running timer mode (TQ0MD2 to TQ0MD0 bits = 101).....	384
7.4.7	Pulse width measurement mode (TQ0MD2 to TQ0MD0 bits = 110)	404
7.4.8	Timer output operations	409
7.5	Cautions	410
CHAPTER 8	16-BIT INTERVAL TIMER M (TMM)	411
8.1	Features	411
8.2	Configuration	412
8.3	Registers	413
8.4	Operation	415
8.4.1	Interval timer mode	415
8.4.2	Cautions.....	419
CHAPTER 9	WATCH TIMER	420
9.1	Functions	420
9.2	Configuration	421
9.3	Control Registers	423
9.4	Operation	427
9.4.1	Watch timer operations	427
9.4.2	Interval timer operations.....	428
9.5	Cautions	430
CHAPTER 10	REAL-TIME COUNTER	431
10.1	Functions	431
10.2	Configuration	432
10.2.1	Pin configuration	434
10.2.2	Interrupt functions	434
10.3	Registers	435
10.4	Operation	450
10.4.1	Initial settings	450
10.4.2	Rewriting each counter during real-time counter operation.....	451
10.4.3	Reading each counter during real-time counter operation	452
10.4.4	Changing INTRTC0 interrupt setting during real-time counter operation	453
10.4.5	Changing INTRTC1 interrupt setting during real-time counter operation	454
10.4.6	Initial INTRTC2 interrupt settings	455
10.4.7	Changing INTRTC2 interrupt setting during real-time counter operation	456

10.4.8	Initializing real-time counter	457
10.4.9	Watch error correction example of real-time counter	458
CHAPTER 11	WATCHDOG TIMER 2	462
11.1	Functions	462
11.2	Configuration	463
11.3	Registers	464
11.4	Operation	466
CHAPTER 12	REAL-TIME OUTPUT FUNCTION (RTO).....	467
12.1	Function	467
12.2	Configuration	468
12.3	Registers	470
12.4	Operation	472
12.5	Usage.....	473
12.6	Cautions	473
CHAPTER 13	A/D CONVERTER	474
13.1	Overview	474
13.2	Functions	474
13.3	Configuration	475
13.4	Registers	478
13.5	Operation	489
13.5.1	Basic operation	489
13.5.2	Conversion timing	490
13.5.3	Trigger modes.....	491
13.5.4	Operation mode	493
13.5.5	Power-fail compare mode	499
13.6	Cautions	506
13.7	How to Read A/D Converter Characteristics Table	511
CHAPTER 14	D/A CONVERTER (V850ES/JC3-L (48-pin), V850ES/JE3-L)	515
14.1	Functions	515
14.2	Configuration.....	516
14.3	Registers	517
14.4	Operation	519
14.4.1	Operation in normal mode.....	519
14.4.2	Operation in real-time output mode.....	519
14.4.3	Cautions.....	520
CHAPTER 15	ASYNCHRONOUS SERIAL INTERFACE A (UARTA).....	521
15.1	Features	521
15.2	Configuration.....	522
15.2.1	Pin functions of each channel	524
15.3	Mode Switching of UARTA and Other Serial Interfaces.....	525
15.3.1	UARTA0 and CSIB4 mode switching	525
15.3.2	UARTA1 and I ² C02 mode switching.....	526
15.3.3	UARTA2 and I ² C00 mode switching.....	527
15.4	Registers	528
15.5	Interrupt Request Signals	535

15.6	Operation	536
15.6.1	Data format	536
15.6.2	UART transmission	538
15.6.3	Continuous transmission procedure.....	539
15.6.4	UART reception	541
15.6.5	Reception errors	543
15.6.6	Parity types and operations.....	545
15.6.7	LIN transmission/reception format	546
15.6.8	SBF transmission.....	548
15.6.9	SBF reception	549
15.6.10	Receive data noise filter	550
15.7	Dedicated Baud Rate Generator.....	551
15.8	Cautions	559
CHAPTER 16	CLOCKED SERIAL INTERFACE B (CSIB).....	560
16.1	Features	560
16.2	Configuration.....	561
16.2.1	Pin functions of each channel	562
16.3	Mode Switching of CSIB and Other Serial Interfaces.....	563
16.3.1	CSIB0 and I ² C01 mode switching	563
16.3.2	CSIB4 and UARTA0 mode switching.....	564
16.4	Registers	565
16.5	Interrupt Request Signals	574
16.6	Operation	575
16.6.1	Single transfer mode (master mode, transmission mode).....	575
16.6.2	Single transfer mode (master mode, reception mode)	577
16.6.3	Single transfer mode (master mode, transmission/reception mode)	579
16.6.4	Single transfer mode (slave mode, transmission mode)	581
16.6.5	Single transfer mode (slave mode, reception mode).....	583
16.6.6	Single transfer mode (slave mode, transmission/reception mode).....	586
16.6.7	Continuous transfer mode (master mode, transmission mode).....	588
16.6.8	Continuous transfer mode (master mode, reception mode)	590
16.6.9	Continuous transfer mode (master mode, transmission/reception mode)	593
16.6.10	Continuous transfer mode (slave mode, transmission mode)	597
16.6.11	Continuous transfer mode (slave mode, reception mode).....	599
16.6.12	Continuous transfer mode (slave mode, transmission/reception mode).....	602
16.6.13	Reception errors.....	605
16.6.14	Clock timing.....	606
16.7	Output Pins	608
16.8	Baud Rate Generator	609
16.8.1	Baud rate generation	610
16.9	Cautions	611
CHAPTER 17	I²C BUS	612
17.1	Mode Switching of I²C Bus and Other Serial Interfaces.....	613
17.1.1	UARTA2 and I ² C00 mode switching.....	613
17.1.2	CSIB0 and I ² C01 mode switching	614
17.1.3	UARTA1 and I ² C02 mode switching.....	615
17.2	Features	616
17.3	Configuration.....	617

17.4 Registers	621
17.5.1 Pin configuration	637
17.6 I²C Bus Definitions and Control Methods	638
17.6.1 Start condition	638
17.6.2 Addresses	639
17.6.3 Transfer direction specification	640
17.6.4 ACK	641
17.6.5 Stop condition	642
17.6.6 Wait state	643
17.6.7 Wait state cancellation method	645
17.7 I²C Interrupt Request Signals (INTIICn)	646
17.7.1 Master device operation.....	646
17.7.2 Slave device operation (when receiving slave address data (address match))	649
17.7.3 Slave device operation (when receiving extension code).....	653
17.7.4 Operation without communication	657
17.7.5 Operation when arbitration loss occurs (operation as slave after arbitration loss)	657
17.7.6 Operation when arbitration loss occurs (no communication after arbitration loss)	659
17.8 Interrupt Request Signal (INTIICn) Generation Timing and Wait Control	666
17.9 Address Match Detection Method	668
17.10 Error Detection	668
17.11 Extension Code	668
17.12 Arbitration	669
17.13 Wakeup Function	670
17.14 Communication Reservation	671
17.14.1 When communication reservation function is enabled (IICFn.IICRSVn bit = 0).....	671
17.14.2 When communication reservation function is disabled (IICFn.IICRSVn bit = 1)	675
17.15 Cautions	676
17.16 Communication Operations	677
17.16.1 Master operation in single master system	678
17.16.2 Master operation in multimaster system	679
17.16.3 Slave operation	682
17.17 Timing of Data Communication	685
CHAPTER 18 DMA FUNCTION (DMA CONTROLLER)	692
18.1 Features	692
18.2 Configuration	693
18.3 Registers	695
18.4 Transfer Sources and Destinations	703
18.5 Transfer Modes	703
18.6 Transfer Types	704
18.7 DMA Channel Priorities	705
18.8 Time Related to DMA Transfer	706
18.9 DMA Transfer Start Factors	707
18.10 End of DMA Transfer	708
18.11 Cautions	708
CHAPTER 19 INTERRUPT SERVICING/EXCEPTION PROCESSING FUNCTION	713
19.1 Features	713
19.2 Non-Maskable Interrupts	717
19.2.1 Operation	719

19.2.2 Restoration.....	720
19.2.3 NP flag.....	721
19.3 Maskable Interrupts	722
19.3.1 Operation	722
19.3.2 Restoration.....	724
19.3.3 Priorities of maskable interrupts	725
19.3.4 Interrupt control register (xxICn)	729
19.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3).....	731
19.3.6 In-service priority register (ISPR).....	733
19.3.7 ID flag	734
19.3.8 Watchdog timer mode register 2 (WDTM2).....	734
19.4 Software Exception.....	735
19.4.1 Operation	735
19.4.2 Restoration.....	736
19.4.3 EP flag	737
19.5 Exception Trap	738
19.5.1 Illegal opcode.....	738
19.6 Multiple Interrupt Servicing Control.....	742
19.7 External Interrupt Request Input Pins (NMI, INTP0 to INTP7)	743
19.7.1 Noise elimination.....	743
19.7.2 Edge detection	743
19.8 Interrupt Response Time of CPU.....	749
19.9 Periods in Which Interrupts Are Not Acknowledged by CPU	750
19.10Cautions.....	750
19.10.1 Restored PC.....	750
CHAPTER 20 KEY INTERRUPT FUNCTION	751
20.1 Function	751
20.2 Pin Functions.....	752
20.3 Registers.....	752
20.4 Cautions.....	753
CHAPTER 21 STANDBY FUNCTION	754
21.1 Overview	754
21.2 Registers.....	756
21.3 HALT Mode	761
21.3.1 Setting and operation status	761
21.3.2 Releasing HALT mode	761
21.4 IDLE1 Mode.....	763
21.4.1 Setting and operation status	763
21.4.2 Releasing IDLE1 mode	764
21.5 IDLE2 Mode.....	766
21.5.1 Setting and operation status	766
21.5.2 Releasing IDLE2 mode	767
21.5.3 Securing setup time when releasing IDLE2 mode.....	769
21.6 STOP Mode/Low-Voltage STOP Mode	770
21.6.1 Setting and operation status	770
21.6.2 Releasing STOP mode/low-voltage STOP mode.....	774
21.6.3 Re-setting after release of low-voltage STOP mode	775
21.6.4 Securing oscillation stabilization time when releasing STOP mode	776

21.7 Subclock Operation Mode/Low-Voltage Subclock Operation Mode	777
21.7.1 Setting and operation status	777
21.7.2 Releasing subclock operation mode	781
21.7.3 Releasing low-voltage subclock operation mode	781
21.8 Sub-IDLE Mode/Low-Voltage Sub-IDLE Mode	782
21.8.1 Setting and operation status	782
21.8.2 Releasing sub-IDLE mode/low-voltage sub-IDLE mode	785
CHAPTER 22 RESET FUNCTION	786
22.1 Overview	786
22.2 Configuration	787
22.3 Register to Check Reset Source	788
22.4 Operation	789
22.4.1 Reset operation via RESET pin	789
22.4.2 Reset operation by watchdog timer 2.....	792
22.4.3 Reset operation by low-voltage detector	794
22.4.4 Operation immediately after reset ends	795
22.4.5 Reset function operation	797
22.5 Cautions	798
CHAPTER 23 CLOCK MONITOR	799
23.1 Functions	799
23.2 Configuration	799
23.3 Registers	800
23.4 Operation	801
CHAPTER 24 LOW-VOLTAGE DETECTOR (LVI)	804
24.1 Functions	804
24.2 Configuration	804
24.3 Registers	805
24.4 Operation	807
24.4.1 To use for internal reset signal.....	807
24.4.2 To use for interrupt.....	808
CHAPTER 25 CRC FUNCTION	809
25.1 Functions	809
25.2 Configuration	809
25.3 Registers	810
25.4 Operation	811
25.5 Usage	812
CHAPTER 26 REGULATOR	814
26.1 Outline	814
26.2 Operation	816
CHAPTER 27 OPTION BYTE	817
27.1 Program Example	818
CHAPTER 28 FLASH MEMORY	819
28.1 Features	819

28.2	Memory Configuration	820
28.3	Functional Outline	822
28.4	Rewriting by Dedicated Flash Memory Programmer	825
28.4.1	Programming environment.....	825
28.4.2	Communication mode	826
28.4.3	Flash memory control	828
28.4.4	Selection of communication mode	829
28.4.5	Communication commands.....	830
28.4.6	Pin connection in on-board programming	831
28.5	Rewriting by Self Programming	835
28.5.1	Overview	835
28.5.2	Features.....	836
28.5.3	Standard self programming flow	837
28.5.4	Flash functions.....	838
28.5.5	Pin processing	838
28.5.6	Internal resources used.....	839
CHAPTER 29	ON-CHIP DEBUG FUNCTION	840
29.1	Debugging with DCU	842
29.1.1	Connection circuit example	842
29.1.2	Interface signals.....	843
29.1.3	Mask function.....	844
29.1.4	Registers.....	845
29.1.5	Operation	846
29.1.6	Cautions.....	847
29.2	Debugging Without Using DCU	848
29.2.1	Circuit connection examples	848
29.2.2	Mask function.....	851
29.2.3	Allocation of user resources.....	852
29.2.4	Cautions.....	859
29.3	ROM Security Function	860
29.3.1	Security ID	860
29.3.2	Setting.....	861
CHAPTER 30	ELECTRICAL SPECIFICATIONS (V850ES/JC3-L (40-pin))	862
30.1	Absolute Maximum Ratings	862
30.2	Capacitance	863
30.3	Operating Conditions	864
30.4	Oscillator Characteristics	865
30.4.1	Main clock oscillator characteristics	865
30.4.2	Subclock oscillator characteristics	868
30.4.3	PLL characteristics.....	870
30.4.4	Internal oscillator characteristics	870
30.5	Regulator Characteristics	870
30.6	DC Characteristics	871
30.6.1	Pin characteristics	871
30.6.2	Supply current characteristics	873
30.6.3	Data retention characteristics (in STOP mode).....	874
30.7	AC Characteristics	875
30.7.1	Measurement conditions	875

30.7.2 Power on/power off/reset timing.....	876
30.8 Peripheral Function Characteristics	877
30.8.1 Interrupt timing.....	877
30.8.2 Key return timing.....	877
30.8.3 Timer timing	877
30.8.4 UART timing.....	878
30.8.5 CSIB timing.....	878
30.8.6 I ² C bus mode.....	880
30.8.7 A/D converter	881
30.8.8 LVI circuit characteristics	882
30.9 Flash Memory Programming Characteristics	883
CHAPTER 31 ELECTRICAL SPECIFICATIONS (V850ES/JC3-L (48-pin)).....	885
31.1 Absolute Maximum Ratings	885
31.2 Capacitance	886
31.3 Operating Conditions	887
31.4 Oscillator Characteristics.....	888
31.4.1 Main clock oscillator characteristics	888
31.4.2 Subclock oscillator characteristics	891
31.4.3 PLL characteristics.....	893
31.4.4 Internal oscillator characteristics	893
31.5 Regulator Characteristics	893
31.6 DC Characteristics	894
31.6.1 Pin characteristics.....	894
31.6.2 Supply current characteristics	896
31.6.3 Data retention characteristics (in STOP mode).....	897
31.7 AC Characteristics	898
31.7.1 Measurement conditions	898
31.7.2 Power on/power off/reset timing.....	899
31.8 Peripheral Function Characteristics	900
31.8.1 Interrupt timing.....	900
31.8.2 Key return timing.....	900
31.8.3 Timer timing	900
31.8.4 UART timing.....	901
31.8.5 CSIB timing.....	901
31.8.6 I ² C bus mode.....	903
31.8.7 A/D converter	904
31.8.8 D/A converter	905
31.8.9 LVI circuit characteristics	905
31.9 Flash Memory Programming Characteristics	906
CHAPTER 32 ELECTRICAL SPECIFICATIONS (V850ES/JE3-L) (Target).....	908
32.1 Absolute Maximum Ratings	908
32.2 Capacitance	909
32.3 Operating Conditions	910
32.4 Oscillator Characteristics.....	911
32.4.1 Main clock oscillator characteristics	911
32.4.2 Subclock oscillator characteristics	914
32.4.3 PLL characteristics.....	916
32.4.4 Internal oscillator characteristics	916

32.5 Regulator Characteristics	916
32.6 DC Characteristics	917
32.6.1 Pin characteristics	917
32.6.2 Supply current characteristics	919
32.6.3 Data retention characteristics (in STOP mode)	920
32.7 AC Characteristics	921
32.7.1 Measurement conditions	921
32.7.2 Power on/power off/reset timing	922
32.8 Peripheral Function Characteristics	923
32.8.1 Interrupt timing	923
32.8.2 Key return timing	923
32.8.3 Timer timing	923
32.8.4 UART timing	924
32.8.5 CSIB timing	924
32.8.6 I ² C bus mode	926
32.8.7 A/D converter	927
32.8.8 D/A converter	928
32.8.9 LVI circuit characteristics	928
32.9 Flash Memory Programming Characteristics	929
 CHAPTER 33 RECOMMENDED SOLDERING CONDITIONS.....	 931
 CHAPTER 34 PACKAGE DRAWINGS	 933
 APPENDIX A DEVELOPMENT TOOLS.....	 937
A.1 Software Package	939
A.2 Language Processing Software	939
A.3 Control Software	939
A.4 Debugging Tools (Hardware).....	940
A.4.1 When using IECUBE [®] QB-V850ESJX3L, QB-V850ESSX2	940
A.4.2 When using MINICUBE QB-V850MINIL	942
A.4.3 When using MINICUBE2 QB-MINI2.....	943
A.5 Debugging Tools (Software)	943
A.6 Embedded Software.....	944
A.7 Flash Memory Writing Tools	944
 APPENDIX B MAJOR DIFFERENCES BETWEEN PRODUCTS.....	 945
 APPENDIX C REGISTER INDEX	 946
 APPENDIX D INSTRUCTION SET LIST	 956
D.1 Conventions.....	956
D.2 Instruction Set (in Alphabetical Order).....	959

CHAPTER 1 INTRODUCTION

The V850ES/JC3-L and V850ES/JE3-L are one of the products in the Renesas Electronics V850 single-chip microcontroller series designed for low-power operation for real-time control applications.

1.1 General

The V850ES/JC3-L and V850ES/JE3-L are 32-bit single-chip microcontrollers that include the V850ES CPU core and peripheral functions such as ROM/RAM, timer/counters, serial interfaces, an A/D converter, a D/A converter.

In addition to high real-time response characteristics and 1-clock-pitch basic instructions, the The V850ES/JC3-L and V850ES/JE3-L feature multiply instructions, saturated operation instructions, bit manipulation instructions, etc., realized by a hardware multiplier, as optimum instructions for digital servo control applications. Moreover, as a real-time control system, the V850ES/JC3-L and V850ES/JE3-L enable an extremely high cost-performance for applications that require super low power consumption, such as PC peripheral device, ECR peripheral device, and industrial instrument.

Table 1-1. V850ES/JC3-L Product List (1/2)

Generic Name		V850ES/JC3-L				
Part Number		μ PD70F3797	μ PD70F3798	μ PD70F3799	μ PD70F3800	μ PD70F3838
Internal memory	Flash memory	16 KB	32 KB	64 KB	128 KB	256 KB
	RAM	8 KB	8 KB	8 KB	8 KB	16 KB
Memory space		64 MB				
General-purpose register		32 bits \times 32 registers				
Clock	Main clock (oscillation frequency)	Ceramic/crystal (in PLL mode: $f_x = 2.5$ to 5 MHz (multiplied by 4), in clock through mode: $f_x = 2.5$ to 10 MHz) External clock (in PLL mode: $f_x = 2.5$ to 5 MHz (multiplied by 4), in clock through mode: $f_x = 2.5$ to 5 MHz)				
	Subclock (oscillation frequency)	Crystal ($f_{XT} = 32.768$ kHz)				
	Internal oscillator	$f_R = 220$ kHz (TYP.)				
	Minimum instruction execution time	50 ns (main clock (f_{xx}) = 20 MHz)				
I/O port		I/O: 27 (5 V tolerant/N-ch open-drain output selectable: 17)				
Timer	16-bit TMP	6 channels				
	16-bit TMQ	1 channel				
	16-bit TMM	1 channel				
	Watch timer	1 channel				
	RTC	1 channel				
	WDT	1 channel				
Real-time output port		4 bits \times 1 channel, 2 bits \times 1 channel, or 6 bits \times 1 channel				
10-bit A/D converter		5 channels				
8-bit D/A converter		-				
Serial interface	CSIB	1 channel				
	UARTA/CSIB	-				
	CSIB/I ² C bus	1 channel				
	UARTA/I ² C bus	1 channel				
	UARTA	1 channel				
DMA controller		4 channels (transfer target: on-chip peripheral I/O, internal RAM)				
Interrupt source	External	6 (6) ^{Note}				
	Internal	42				
Power save function		HALT/IDLE1/IDLE2/STOP/subclock/sub-IDLE/ low-voltage STOP/low-voltage subclock/low-voltage sub-IDLE mode				
Reset source		$\overline{\text{RESET}}$ pin input, watchdog timer 2 (WDT2), clock monitor (CLM), low-voltage detector (LVI)				
CRC function		16-bit error detection code generated for 8-bit unit data				
On-chip debug		MINICUBE [®] , MINICUBE2 supported				
Operating power supply voltage		2.2 to 3.6 V @ 5 MHz, 2.7 to 3.6 V @ 20 MHz				
Operating ambient temperature		-40 to +85°C				
Package		40-pin WQFN (6 \times 6 mm)				

Note The figure in parentheses indicates the number of external interrupts that can release STOP mode.

Table 1-1. V850ES/JC3-L Product List (2/2)

Generic Name		V850ES/JC3-L				
Part Number		μ PD70F3801	μ PD70F3802	μ PD70F3803	μ PD70F3804	μ PD70F3839
Internal memory	Flash memory	16 KB	32 KB	64 KB	128 KB	256 KB
	RAM	8 KB	8 KB	8 KB	8 KB	16 KB
Memory space		64 MB				
General-purpose register		32 bits \times 32 registers				
Clock	Main clock (oscillation frequency)	Ceramic/crystal (in PLL mode: $f_x = 2.5$ to 5 MHz (multiplied by 4), in clock through mode: $f_x = 2.5$ to 10 MHz) External clock (in PLL mode: $f_x = 2.5$ to 5 MHz (multiplied by 4), in clock through mode: $f_x = 2.5$ to 5 MHz)				
	Subclock (oscillation frequency)	Crystal ($f_{XT} = 32.768$ kHz)				
	Internal oscillator	$f_R = 220$ kHz (TYP.)				
	Minimum instruction execution time	50 ns (main clock (f_{xx}) = 20 MHz)				
I/O port		I/O: 34 (5 V tolerant/N-ch open-drain output selectable: 20)				
Timer	16-bit TMP	6 channels				
	16-bit TMQ	1 channel				
	16-bit TMM	1 channel				
	Watch timer	1 channel				
	RTC	1 channel				
	WDT	1 channel				
Real-time output port		4 bits \times 1 channel, 2 bits \times 1 channel, or 6 bits \times 1 channel				
10-bit A/D converter		6 channels				
8-bit D/A converter		1 channel				
Serial interface	CSIB	2 channels				
	UARTA/CSIB	1 channel				
	CSIB/I ² C bus	1 channel				
	UARTA/I ² C bus	2 channels				
	UARTA	-				
DMA controller		4 channels (transfer target: on-chip peripheral I/O, internal RAM)				
Interrupt source	External	6 (6) ^{Note}				
	Internal	46				
Power save function		HALT/IDLE1/IDLE2/STOP/subclock/sub-IDLE/ low-voltage STOP/low-voltage subclock/low-voltage sub-IDLE mode				
Reset source		$\overline{\text{RESET}}$ pin input, watchdog timer 2 (WDT2), clock monitor (CLM), low-voltage detector (LVI)				
CRC function		16-bit error detection code generated for 8-bit unit data				
On-chip debug		MINICUBE, MINICUBE2 supported				
Operating power supply voltage		2.2 to 3.6 V @5 MHz, 2.7 to 3.6 V @20 MHz				
Operating ambient temperature		-40 to +85°C				
Package		48-pin LQFP (7 \times 7 mm), 48-pin WQFN (7 \times 7 mm)				

Note The figure in parentheses indicates the number of external interrupts that can release STOP mode.

Table 1-2. V850ES/JE3-L Product List

Generic Name		V850ES/JE3-L				
Part Number		μ PD70F3805	μ PD70F3806	μ PD70F3807	μ PD70F3808	μ PD70F3840
Internal memory	Flash memory	16 KB	32 KB	64 KB	128 KB	256 KB
	RAM	8 KB	8 KB	8 KB	8 KB	16 KB
Memory space		64 MB				
General-purpose register		32 bits \times 32 registers				
Clock	Main clock (oscillation frequency)	Ceramic/crystal (in PLL mode: $f_x = 2.5$ to 5 MHz (multiplied by 4), in clock through mode: $f_x = 2.5$ to 10 MHz) External clock (in PLL mode: $f_x = 2.5$ to 5 MHz (multiplied by 4), in clock through mode: $f_x = 2.5$ to 5 MHz)				
	Subclock (oscillation frequency)	Crystal ($f_{XT} = 32.768$ kHz)				
	Internal oscillator	$f_R = 220$ kHz (TYP.)				
	Minimum instruction execution time	50 ns (main clock (f_{xx}) = 20 MHz)				
I/O port		I/O: 50 (5 V tolerant/N-ch open-drain output selectable: 28)				
Timer	16-bit TMP	6 channels				
	16-bit TMQ	1 channel				
	16-bit TMM	1 channel				
	Watch timer	1 channel				
	RTC	1 channel				
	WDT	1 channel				
Real-time output port		4 bits \times 1 channel, 2 bits \times 1 channel, or 6 bits \times 1 channel				
10-bit A/D converter		10 channels				
8-bit D/A converter		1 channel				
Serial interface	CSIB	3 channels				
	UARTA/CSIB	1 channel				
	CSIB/I ² C bus	1 channel				
	UARTA/I ² C bus	2 channels				
	UARTA	-				
DMA controller		4 channels (transfer target: on-chip peripheral I/O, internal RAM)				
Interrupt source	External	9 (9) ^{Note}				
	Internal	48				
Power save function		HALT/IDLE1/IDLE2/STOP/subclock/sub-IDLE/ low-voltage STOP/low-voltage subclock/low-voltage sub-IDLE mode				
Reset source		$\overline{\text{RESET}}$ pin input, watchdog timer 2 (WDT2), clock monitor (CLM), low-voltage detector (LVI)				
CRC function		16-bit error detection code generated for 8-bit unit data				
On-chip debug		MINICUBE, MINICUBE2 supported				
Operating power supply voltage		2.2 to 3.6 V @5 MHz, 2.7 to 3.6 V @20 MHz				
Operating ambient temperature		-40 to +85°C				
Package		64-pin LQFP (10 \times 10 mm)				

Notes The figure in parentheses indicates the number of external interrupts that can release STOP mode.

1.2 Features

- Minimum instruction execution time: 50 ns (operating on main clock (f_{XX}) of 20 MHz: $V_{DD} = 2.7$ to 3.6 V)
200 ns (operating on main clock (f_{XX}) of 5 MHz: $V_{DD} = 2.2$ to 3.6 V)
30.5 μ s (operating on subclock (f_{XT}) of 32.768 kHz)
- General-purpose registers: 32 bits \times 32 registers
- CPU features:
 - Signed multiplication ($16 \times 16 \rightarrow 32$): 1 to 2 clocks
 - Signed multiplication ($32 \times 32 \rightarrow 64$): 1 to 5 clocks
 - Saturated operations (overflow and underflow detection functions included)
 - Most instructions can be executed in 1 clock cycle by using 32-bit RISC-based 5-stage pipeline architecture
 - Instruction fetching from internal ROM and accessing internal RAM for data can be executed separately, by using Harvard architecture
 - High code efficiency achieved by using variable length instructions
 - 32-bit shift instruction: 1 clock cycle
 - Bit manipulation instructions
 - Load/store instructions with long/short format
- Memory space: 64 MB of linear address space (for programs and data)
 - Internal memory:
 - RAM: 8/16 KB (see **Tables 1-1** and **1-2**)
 - Flash memory: 16/32/64/128/256 KB (see **Tables 1-1** and **1-2**)
- Interrupts and exceptions:

		Internal			external:		
		maskable	Non-maskable	total	maskable	Non-maskable	total
V850ES/JC3-L (40-pin)	μ PD70F3797	1	42	43	1	5	6
	μ PD70F3798						
	μ PD70F3799						
	μ PD70F3800						
	μ PD70F3838						
V850ES/JC3-L (48-pin)	μ PD70F3801	1	46	47	1	5	6
	μ PD70F3802						
	μ PD70F3803						
	μ PD70F3804						
	μ PD70F3839						
V850ES/JE3-L	μ PD70F3805	1	48	49	1	8	9
	μ PD70F3806						
	μ PD70F3807						
	μ PD70F3808						
	μ PD70F3840						

Software exceptions: 32 sources

Exception trap: 2 sources

- Ports: I/O ports: 27/34/50 (see **Tables 1-1** and **1-2**)

- Timer function:
 - 16-bit interval timer M (TMM): 1 channel
 - 16-bit timer/event counter P (TMP): 6 channels
 - 16-bit timer/event counter Q (TMQ): 1 channel
 - Watch timer: 1 channel
 - Watchdog timer: 1 channel

Note The available functions differ for each product. For details, see **CHAPTER 6 16-BIT TIMER/EVENT COUNTER P (TMP)**.

- Real-time counter: 1 channel
- Real-time output port: 6 bits × 1 channel
- Serial interface: For details about the number of incorporated channels, see **Tables 1-1** and **1-2**.
 - Asynchronous serial interface A (UARTA)
 - Clocked serial interface B (CSIB)
 - I²C bus interface (I²C)
- A/D converter: 10-bit resolution: 5/6/10 channels (see **Tables 1-1** and **1-2**)
- D/A converter: 8-bit resolution: 0/1 channels (see **Tables 1-1** and **1-2**)
- DMA controller: 4 channels
- DCU (debug control unit): JTAG interface
- Clock generator:
 - During main clock or subclock operation
 - 7-level CPU clock (f_{xx}, f_{xx}/2, f_{xx}/4, f_{xx}/8, f_{xx}/16, f_{xx}/32, f_{xt})
 - Clock-through mode/PLL mode selectable
- Internal oscillator clock: 220 kHz (TYP.)
- Power-save functions:
 - HALT/IDLE1/IDLE2/STOP/low-voltage STOP/subclock/sub-IDLE/low-voltage subclock/low-voltage sub-IDLE mode
- Package:
 - V850ES/JC3-L
 - 40-pin plastic WQFN (6 × 6)
 - 48-pin plastic LQFP (fine pitch) (7 × 7)
 - 48-pin plastic WQFN (7 × 7)
 - V850ES/JE3-L
 - 64-pin plastic LQFP (fine pitch) (8 × 8)
- Power supply voltage:
 - V_{DD} = 2.2 V to 3.6 V (5 MHz)
 - V_{DD} = 2.7 V to 3.6 V (20 MHz)

1.3 Application Fields

Digital cameras, electrical power meters, mobile terminals, digital home electronics, other consumer devices

1.4 Ordering Information

1.4.1 V850ES/JC3-L

Part Number	Package	Internal Flash Memory
μ PD70F3797K8-4B4-AX	40-pin plastic WQFN (6 × 6)	16 KB
μ PD70F3798K8-4B4-AX	40-pin plastic WQFN (6 × 6)	32 KB
μ PD70F3799K8-4B4-AX	40-pin plastic WQFN (6 × 6)	64 KB
μ PD70F3800K8-4B4-AX	40-pin plastic WQFN (6 × 6)	128 KB
μ PD70F3838K8-4B4-AX	40-pin plastic WQFN (6 × 6)	256 KB
μ PD70F3801GA-GAM-AX	48-pin plastic LQFP (fine pitch) (7 × 7)	16 KB
μ PD70F3802GA-GAM-AX	48-pin plastic LQFP (fine pitch) (7 × 7)	32 KB
μ PD70F3803GA-GAM-AX	48-pin plastic LQFP (fine pitch) (7 × 7)	64 KB
μ PD70F3804GA-GAM-AX	48-pin plastic LQFP (fine pitch) (7 × 7)	128 KB
μ PD70F3839GA-GAM-AX	48-pin plastic LQFP (fine pitch) (7 × 7)	256 KB
μ PD70F3801K8-5B4-AX	48-pin plastic WQFN (7 × 7)	16 KB
μ PD70F3802K8-5B4-AX	48-pin plastic WQFN (7 × 7)	32 KB
μ PD70F3803K8-5B4-AX	48-pin plastic WQFN (7 × 7)	64 KB
μ PD70F3804K8-5B4-AX	48-pin plastic WQFN (7 × 7)	128 KB
μ PD70F3839K8-5B4-AX	48-pin plastic WQFN (7 × 7)	256 KB

Remark The V850ES/JC3-L is a lead-free product.

1.4.2 V850ES/JE3-L

Part Number	Package	Internal Flash Memory
μ PD70F3805GB-GAH-AX	64-pin plastic LQFP (fine pitch) (10 × 10)	16 KB
μ PD70F3806GB-GAH-AX	64-pin plastic LQFP (fine pitch) (10 × 10)	32 KB
μ PD70F3807GB-GAH-AX	64-pin plastic LQFP (fine pitch) (10 × 10)	64 KB
μ PD70F3808GB-GAH-AX	64-pin plastic LQFP (fine pitch) (10 × 10)	128 KB
μ PD70F3840GB-GAH-AX	64-pin plastic LQFP (fine pitch) (10 × 10)	256 KB

Remark The V850ES/JE3-L is a lead-free product.