



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China






# UPSD33xx

## Turbo series fast 8032 MCU with programmable logic

### Features

- Fast 8-bit Turbo 8032 MCU, 40 MHz
  - Advanced core, 4-clocks per instruction
  - 10 MIPs, peak performance at 40 MHz (5 V)
  - JTAG debug and in-system programming
  - Branch cache and 6 instruction prefetch queue
  - Dual XDATA pointers with auto increment and decrement
  - Compatible with 3rd party 8051 tools
- Dual Flash memories with memory management
  - Place either memory into 8032 program address space or data address space
  - Read-while-write operation for in-application programming and EEPROM emulation
  - Single voltage program and erase
  - 100K guaranteed erase cycles, 15-year retention
- Clock, reset, and supply management
  - Flexible 8-level CPU clock divider register
  - Normal, Idle, and Power-down modes
  - Power-on and low voltage reset supervisor
  - Programmable watchdog timer
- Programmable logic, general purpose
  - 16 macrocells
  - Create shifters, state machines, chip-selects, glue-logic to keypads, panels, LCDs, others



- Packages are ECOPACK®
- Communication interfaces
  - I<sup>2</sup>C master/slave controller, 833 kHz
  - SPI master controller, 10 MHz
  - Two UARTs with independent baud rate
  - IrDA protocol support up to 115 Kbaud
  - Up to 46 I/O, 5 V tolerant on 3.3 V UPSD33xxV
- A/D converter
  - Eight channels, 10-bit resolution, 6 μs
- Timers and interrupts
  - Three 8032 standard 16-bit timers
  - Programmable counter array (PCA), six 16-bit modules for PWM/CAPCOM/timers
  - 8/10/16-bit PWM operation
  - 11 interrupt sources with two external interrupt pins
- Operating voltage source (±10%)
  - 5 V devices use both 5.0 V and 3.3 V
  - 3.3 V devices use only 3.3 V source

**Table 1. Device summary**

Reference	Part number
UPSD33xx	UPSD3312D, UPSD3333D, UPSD3334D, UPSD3354D
	UPSD3312DV, UPSD3333DV, UPSD3334DV, UPSD3354DV

# Contents

- 1 Description . . . . . 18**
- 2 Pin descriptions . . . . . 20**
- 3 UPSD33xx hardware description . . . . . 26**
- 4 Memory organization . . . . . 28**
  - 4.1 Internal memory (MCU, standard 8032 memory: DATA, IDATA, SFR) . . . 29
    - 4.1.1 DATA memory . . . . . 29
    - 4.1.2 IDATA memory . . . . . 29
    - 4.1.3 SFR memory . . . . . 29
  - 4.2 External memory (PSD module: program memory, data memory) . . . . . 29
    - 4.2.1 Program memory . . . . . 30
    - 4.2.2 Data memory . . . . . 30
    - 4.2.3 Memory placement . . . . . 30
- 5 8032 MCU core performance enhancements . . . . . 32**
  - 5.1 Pre-Fetch Queue (PFQ) and Branch Cache (BC) . . . . . 33
  - 5.2 PFQ example, multi-cycle instructions . . . . . 34
  - 5.3 Aggregate performance . . . . . 34
- 6 MCU module description . . . . . 36**
- 7 8032 MCU registers . . . . . 37**
  - 7.1 Stack Pointer (SP) . . . . . 37
  - 7.2 Data Pointer (DPTR) . . . . . 37
  - 7.3 Program Counter (PC) . . . . . 37
  - 7.4 Accumulator (ACC) . . . . . 38
  - 7.5 B register (B) . . . . . 38
  - 7.6 General purpose registers (R0 - R7) . . . . . 38
  - 7.7 Program Status Word (PSW) . . . . . 38
    - 7.7.1 Carry flag (CY) . . . . . 38
    - 7.7.2 Auxiliary Carry flag (AC) . . . . . 38
    - 7.7.3 General purpose flag (F0) . . . . . 38

7.7.4	Register bank select flags (RS1, RS0)	38
7.7.5	Overflow flag (OV)	39
7.7.6	Parity flag (P)	39
<b>8</b>	<b>Special function registers (SFR)</b>	<b>40</b>
<b>9</b>	<b>8032 addressing modes</b>	<b>46</b>
9.1	Register addressing	46
9.2	Direct addressing	46
9.3	Register indirect addressing	46
9.4	Immediate addressing	47
9.5	External direct addressing	47
9.6	External indirect addressing	47
9.7	Indexed addressing	48
9.8	Relative addressing	48
9.9	Absolute addressing	48
9.10	Long addressing	49
9.11	Bit addressing	49
<b>10</b>	<b>UPSD33xx instruction set summary</b>	<b>50</b>
<b>11</b>	<b>Dual data pointers</b>	<b>56</b>
11.1	Data Pointer Control register, DPTC (85h)	56
11.2	Data Pointer Mode register, DPTM (86h)	57
11.2.1	Firmware example	57
<b>12</b>	<b>Debug unit</b>	<b>59</b>
<b>13</b>	<b>Interrupt system</b>	<b>61</b>
13.1	Individual interrupt sources	64
13.1.1	External interrupts Int0 and Int1	64
13.1.2	Timer 0 and 1 overflow interrupt	64
13.1.3	Timer 2 overflow interrupt	64
13.1.4	UART0 and UART1 interrupt	64
13.1.5	SPI interrupt	64
13.1.6	I <sup>2</sup> C interrupt	64

	13.1.7	ADC interrupt	64
	13.1.8	PCA interrupt	65
<b>14</b>		<b>MCU clock generation</b>	<b>68</b>
	14.1	MCU_CLK	68
	14.2	PERIPH_CLK	68
	14.2.1	JTAG interface clock	68
<b>15</b>		<b>Power saving modes</b>	<b>70</b>
	15.1	Idle mode	70
	15.2	Power-down mode	71
	15.3	Reduced frequency mode	71
<b>16</b>		<b>Oscillator and external components</b>	<b>74</b>
<b>17</b>		<b>I/O ports of MCU module</b>	<b>76</b>
	17.1	MCU port operating modes	76
	17.1.1	GPIO function	77
	17.1.2	GPIO output	77
	17.1.3	GPIO input	77
	17.1.4	Alternate functions	82
<b>18</b>		<b>MCU bus interface</b>	<b>85</b>
	18.1	Bus read cycles (PSEN or RD)	85
	18.2	Bus write cycles (WR)	86
	18.3	Controlling the PFQ and BC	86
<b>19</b>		<b>Supervisory functions</b>	<b>89</b>
	19.1	External reset input pin, RESET_IN	89
	19.2	Low V <sub>CC</sub> voltage detect, LVD	90
	19.3	Power-up reset	90
	19.4	JTAG debug Reset	90
	19.5	Watchdog timer (WDT)	90
	19.5.1	Firmware example	92
<b>20</b>		<b>Standard 8032 timer/counters</b>	<b>94</b>

20.1	Standard timer SFRs .....	94
20.2	Clock sources .....	94
20.3	SFR, TCON .....	96
20.4	SFR, TMOD .....	96
20.5	Timer 0 and Timer 1 operating modes .....	96
20.5.1	Mode 0 .....	96
20.5.2	Mode 1 .....	96
20.5.3	Mode 2 .....	96
20.5.4	Mode 3 .....	97
20.6	Timer 2 .....	99
20.6.1	Capture mode .....	99
20.6.2	Auto-reload mode .....	100
20.6.3	Baud rate generator mode .....	102
<b>21</b>	<b>Serial UART interfaces .....</b>	<b>106</b>
21.1	UART operation modes .....	106
21.1.1	Mode 0 .....	106
21.1.2	Mode 1 .....	106
21.1.3	Mode 2 .....	107
21.1.4	Mode 3 .....	107
21.1.5	Multiprocessor communications .....	107
21.2	Serial port control registers .....	108
21.3	UART baud rates .....	110
21.3.1	Using Timer 1 to generate baud rates .....	110
21.3.2	Using Timer/Counter 2 to generate baud rates .....	111
21.4	More about UART mode 0 .....	112
21.5	More about UART mode 1 .....	114
21.6	More about UART modes 2 and 3 .....	116
<b>22</b>	<b>IrDA interface .....</b>	<b>119</b>
22.1	Pulse width selection .....	121
<b>23</b>	<b>I<sup>2</sup>C interface .....</b>	<b>122</b>
23.1	I2C interface main features .....	122
23.2	Communication flow .....	123
23.3	Operating modes .....	125

23.4	Bus arbitration	125
23.5	Clock synchronization	125
23.5.1	Clock synchronization during arbitration	125
23.5.2	Clock sync during handshaking	126
23.6	General call address	126
23.7	Serial I/O engine (SIOE)	126
23.8	I <sup>2</sup> C Interface Control register (S1CON)	128
23.9	I <sup>2</sup> C Interface Status register (S1STA)	129
23.9.1	Interrupt conditions	129
23.10	I2C Data Shift register (S1DAT)	131
23.10.1	Bus Wait condition	131
23.11	I <sup>2</sup> C Address register (S1ADR)	131
23.12	I <sup>2</sup> C START sample setting (S1SETUP)	132
23.13	I <sup>2</sup> C operating sequences	134
23.13.1	Interrupt Service Routine (ISR)	137
<b>24</b>	<b>Synchronous peripheral interface (SPI)</b>	<b>141</b>
24.1	SPI bus features and communication flow	142
24.2	Full-duplex operation	143
24.3	Bus-level activity	143
24.4	SPI SFR registers	145
24.5	SPI configuration	146
24.6	Dynamic control	146
<b>25</b>	<b>Analog-to-digital converter (ADC)</b>	<b>150</b>
25.1	Port 1 ADC channel selects	150
<b>26</b>	<b>Programmable counter array (PCA) with PWM</b>	<b>153</b>
26.1	PCA block	153
26.2	PCA clock selection	154
26.3	Operation of TCM modes	155
26.4	Capture mode	155
26.5	Timer mode	155
26.6	Toggle mode	156
26.7	PWM mode - (x8), fixed frequency	156

26.8	PWM mode - (x8), programmable frequency	157
26.9	PWM mode - fixed frequency, 16-bit	158
26.10	PWM mode - fixed frequency, 10-bit	159
26.11	Writing to capture/compare registers	159
26.12	Control register bit definition	159
26.13	TCM interrupts	162
<b>27</b>	<b>PSD module</b>	<b>164</b>
27.1	PSD module functional description	165
27.1.1	8032 address/data/control interface	165
27.1.2	Dual Flash memories and IAP	165
27.1.3	Main Flash memory	165
27.1.4	Secondary Flash memory	166
27.1.5	SRAM	166
27.1.6	Runtime Control registers, CSIOP	166
27.1.7	Memory page register	167
27.1.8	Programmable logic (PLDs)	167
27.1.9	PLD #1, Decode PLD (DPLD)	167
27.1.10	PLD #2, General PLD (GPLD)	168
27.1.11	OMCs	168
27.1.12	OMC allocator	168
27.1.13	IMCs	168
27.1.14	I/O ports	169
27.1.15	JTAG port	170
27.1.16	Power management	170
27.1.17	Security and NVM sector protection	170
27.2	Memory mapping	171
27.2.1	8032 program address space	171
27.2.2	8032 data address space (XDATA)	171
27.2.3	Specifying the memory map with PSDsoft Express	172
27.2.4	EEPROM emulation	173
27.2.5	Alternative mapping schemes	174
27.2.6	Memory sector select rules	176
27.2.7	The VM register	177
27.3	Runtime control register definitions (CSIOP)	180
27.4	PSD module detailed operation	182



27.4.1 Flash memory operation ..... 182

27.4.2 Flash memory instruction sequences ..... 183

27.4.3 Reading Flash memory ..... 185

27.4.4 Read memory contents ..... 185

27.4.5 Reading the erase/program status bits ..... 185

27.4.6 Data polling flag (DQ7) ..... 185

27.4.7 Toggle flag (DQ6) ..... 185

27.4.8 Erase timeout flag (DQ3) ..... 186

27.4.9 Programming Flash memory ..... 186

27.4.10 Data polling ..... 187

27.4.11 Data toggle ..... 188

27.4.12 Ready/Busy (PC3) ..... 189

27.4.13 Bypassed Unlock sequence ..... 190

27.4.14 Erasing Flash memory ..... 190

27.4.15 Flash bulk Erase ..... 190

27.4.16 Flash Sector Erase ..... 191

27.4.17 Suspend sector erase ..... 191

27.4.18 Resume sector erase ..... 192

27.4.19 Reset Flash ..... 192

27.4.20 Reset signal applied to Flash memory ..... 192

27.4.21 Flash memory sector protection ..... 192

27.4.22 Flash memory protection during power-up ..... 192

27.4.23 PSD module security bit ..... 192

27.4.24 PLDs ..... 193

27.4.25 Turbo Bit and PLDs ..... 194

27.4.26 Decode PLD (DPLD) ..... 196

27.4.27 General PLD (GPLD) ..... 198

27.4.28 Output macrocell ..... 200

27.4.29 OMC allocator ..... 201

27.4.30 Product term allocator ..... 201

27.4.31 Loading and reading OMCs ..... 203

27.4.32 OMC Mask registers ..... 204

27.4.33 Input Macrocells ..... 205

27.4.34 I/O ports ..... 206

27.4.35 General port architecture ..... 206

27.4.36 Port operating modes ..... 207

27.4.37 MCU I/O mode ..... 209

27.4.38	PLD I/O mode	212
27.4.39	Latched address output mode	214
27.4.40	Peripheral I/O mode	215
27.4.41	JTAG ISP mode	216
27.4.42	Other port capabilities	216
27.4.43	Port pin drive options	216
27.4.44	Drive select registers	216
27.4.45	Enable Out registers	216
27.4.46	Individual port structures	218
27.4.47	Port A structure	218
27.4.48	Port B structure	219
27.4.49	Port C structure	220
27.4.50	Port D structure	222
27.4.51	Power management	224
27.4.52	Automatic Power-down (APD)	227
27.4.53	Forced Power-down (FDP)	228
27.4.54	Chip Select Input (CSI)	230
27.4.55	PLD non-turbo mode	230
27.4.56	PLD current consumption	230
27.4.57	Turbo mode current consumption	230
27.4.58	Non-turbo mode current consumption	231
27.4.59	PLD blocking bits	231
27.4.60	Blocking 8032 bus control signals	231
27.4.61	Blocking common clock, CLKIN	232
27.5	PSD module reset conditions	232
27.5.1	JTAG ISP and JTAG debug	233
27.5.2	JTAG chaining inside the package	234
27.5.3	In-system programming	235
27.5.4	4-pin JTAG ISP (default)	236
27.5.5	6-pin JTAG ISP (optional)	237
27.5.6	Recommended JTAG connector	239
27.5.7	Chaining UPSD33xx devices	239
27.5.8	Debugging the 8032 MCU module	240
27.5.9	JTAG security setting	241
27.5.10	Initial delivery state	241
<b>28</b>	<b>AC/DC parameters</b>	<b>242</b>

---

<b>29</b>	<b>Maximum rating</b> .....	<b>245</b>
<b>30</b>	<b>DC and AC parameters</b> .....	<b>246</b>
<b>31</b>	<b>Package mechanical information</b> .....	<b>266</b>
<b>32</b>	<b>Part numbering</b> .....	<b>269</b>
<b>33</b>	<b>Important notes</b> .....	<b>270</b>
	33.1 PORT 1 not 5 V I/O tolerant .....	270
	33.2 9th received data bit corrupted in UART modes 2 and 3 .....	270
<b>34</b>	<b>Revision history</b> .....	<b>271</b>

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	Pin definitions . . . . .	22
Table 3.	Port type and voltage source combinations . . . . .	27
Table 4.	Register bank select addresses . . . . .	39
Table 5.	SFR memory map with direct address and reset value . . . . .	41
Table 6.	Arithmetic instruction set. . . . .	50
Table 7.	Logical instruction set . . . . .	51
Table 8.	Data transfer instruction set . . . . .	52
Table 9.	Boolean variable manipulation instruction set . . . . .	53
Table 10.	Program branching instruction set . . . . .	54
Table 11.	Miscellaneous instruction set . . . . .	55
Table 12.	Notes on instruction set and addressing modes. . . . .	55
Table 13.	DPTC: Data Pointer Control register (SFR 85h, reset value 00h) . . . . .	56
Table 14.	DPTC register bit definition. . . . .	56
Table 15.	DPTM: Data Pointer Mode register (SFR 86h, reset value 00h). . . . .	57
Table 16.	DPTM register bit definition . . . . .	57
Table 17.	8051 assembly code example . . . . .	58
Table 18.	Interrupt summary. . . . .	62
Table 19.	IE: Interrupt Enable register (SFR A8h, reset value 00h) . . . . .	65
Table 20.	IE register bit definition . . . . .	65
Table 21.	IEA: Interrupt Enable Addition register (SFR A7h, reset value 00h). . . . .	65
Table 22.	IEA register bit definition. . . . .	65
Table 23.	IP: Interrupt Priority register (SFR B8h, reset value 00h) . . . . .	66
Table 24.	IP register bit definition . . . . .	66
Table 25.	IPA: Interrupt Priority Addition register (SFR B7h, reset value 00h). . . . .	66
Table 26.	IPA register bit definition. . . . .	66
Table 27.	CCON0: Clock Control register (SFR F9h, reset value 10h) . . . . .	69
Table 28.	CCON0 register bit definition . . . . .	69
Table 29.	MCU module port and peripheral status during reduced power modes . . . . .	72
Table 30.	State of 8032 MCU bus Signals during Power-down and Idle modes . . . . .	72
Table 31.	PCON: Power Control register (SFR 87h, reset value 00h) . . . . .	72
Table 32.	PCON register bit definition . . . . .	72
Table 33.	P1: I/O Port 1 register (SFR 90h, reset value FFh) . . . . .	80
Table 34.	P1 register bit definition . . . . .	80
Table 35.	P3: I/O Port 3 register (SFR B0h, reset value FFh) . . . . .	81
Table 36.	P3 register bit definition . . . . .	81
Table 37.	P4: I/O Port 4 register (SFR C0h, reset value FFh) . . . . .	81
Table 38.	P4 register bit definition . . . . .	81
Table 39.	P3SFS: Port 3 Special Function Select register (SFR 91h, reset value 00h) . . . . .	83
Table 40.	P3SFS register bit definition . . . . .	83
Table 41.	P1SFS0: Port 1 Special Function Select 0 register (SFR 8Eh, reset value 00h) . . . . .	83
Table 42.	P1SFS1: Port 1 Special Function Select 1 register (SFR 8Fh, reset value 00h) . . . . .	83
Table 43.	P1SFS0 and P1SFS1 details . . . . .	83
Table 44.	P4SFS0: Port 4 Special Function Select 0 register (SFR 92h, reset value 00h) . . . . .	84
Table 45.	P4SFS1: Port 4 Special Function Select 1 register (SFR 93h, reset value 00h) . . . . .	84
Table 46.	P4SFS0 and P4SFS1 details . . . . .	84
Table 47.	BUSCON: Bus Control register (SFR 9Dh, reset value EBh) . . . . .	87
Table 48.	BUSCON register bit definition . . . . .	87

Table 49.	Number of MCU_CLK periods required to optimize bus transfer rate . . . . .	88
Table 50.	WDKEY: Watchdog Timer Key register (SFR AEh, reset value 55h) . . . . .	92
Table 51.	WDKEY register bit definition . . . . .	92
Table 52.	WDRST: Watchdog Timer Reset Counter register (SFR A6h, reset value 00h) . . . . .	92
Table 53.	WDRST register bit definition . . . . .	93
Table 54.	TCON: Timer Control register (SFR 88h, reset value 00h) . . . . .	95
Table 55.	TCON register bit definition . . . . .	95
Table 56.	TMOD: Timer Mode register (SFR 89h, reset value 00h) . . . . .	97
Table 57.	TMOD register bit definition . . . . .	97
Table 58.	T2CON: Timer 2 Control register (SFR C8h, reset value 00h) . . . . .	100
Table 59.	T2CON register bit definition . . . . .	100
Table 60.	Timer/counter 2 operating modes . . . . .	101
Table 61.	Commonly used baud rates generated from Timer 2 (T2CON = 34h) . . . . .	103
Table 62.	UART operating modes . . . . .	107
Table 63.	SCON0: Serial Port UART0 Control register (SFR 98h, reset value 00h) . . . . .	108
Table 64.	SCON0 register bit definition . . . . .	108
Table 65.	SCON1: Serial Port UART1 Control register (SFR D8h, reset value 00h) . . . . .	109
Table 66.	SCON1 register bit definition . . . . .	109
Table 67.	Commonly used baud rates generated from Timer 1 . . . . .	111
Table 68.	IRDACON register (SFR CEh, Reset Value 0Fh) . . . . .	120
Table 69.	RDACON register bit definition . . . . .	120
Table 70.	Recommended CDIV[4:0] values to generate SIRClk (default CDIV[4:0] = 0Fh, 15 decimal) . . . . .	121
Table 71.	Serial Control register S1CON (SFR DCh, Reset Value 00h) . . . . .	128
Table 72.	S1CON register bit definition . . . . .	128
Table 73.	Selection of the SCL frequency in Master mode based on $f_{OSC}$ examples . . . . .	129
Table 74.	S1STA: I <sup>2</sup> C Interface Status register (SFR DDh, reset value 00h) . . . . .	130
Table 75.	S1STA register bit definition . . . . .	130
Table 76.	S1DAT: I2C Data Shift register (SFR DEh, reset value 00h) . . . . .	131
Table 77.	S1DAT register bit definition . . . . .	131
Table 78.	S1ADR: I2C Address register (SFR DFh, reset value 00h) . . . . .	131
Table 79.	S1ADR register bit definition . . . . .	132
Table 80.	S1SETUP: I <sup>2</sup> C START Condition Sample Setup register (SFR DBh, reset value 00h) . . . . .	132
Table 81.	S1SETUP register bit definition . . . . .	133
Table 82.	Number of I <sup>2</sup> C bus samples taken after 1-to-0 transition on SDA (START condition) . . . . .	133
Table 83.	Start condition hold time . . . . .	133
Table 84.	S1SETUP examples for various I <sup>2</sup> C bus speeds and oscillator frequencies . . . . .	134
Table 85.	SPICON0: Control register 0 (SFR D6h, Reset Value 00h) . . . . .	147
Table 86.	SPICON0 register bit definition . . . . .	147
Table 87.	SPICON1: SPI Interface Control register 1 (SFR D7h, Reset Value 00h) . . . . .	148
Table 88.	SPICON1 register bit definition . . . . .	148
Table 89.	SPICLKD: SPI Prescaler (Clock Divider) register (SFR D2h, Reset Value 04h) . . . . .	148
Table 90.	SPICLKD register bit definition . . . . .	148
Table 91.	SPISTAT: SPI Interface Status register (SFR D3h, Reset Value 02h) . . . . .	149
Table 92.	SPISTAT register bit definition . . . . .	149
Table 93.	ACON register (SFR 97h, Reset Value 00h) . . . . .	151
Table 94.	ACON register bit definition . . . . .	151
Table 95.	ADCPS register bit definition (SFR 94h, Reset Value 00h) . . . . .	152
Table 96.	ADAT0 register (SFR 95H, Reset Value 00h) . . . . .	152
Table 97.	ADAT1 register (SFR 96h, Reset Value 00h) . . . . .	152
Table 98.	PCA0 and PCA1 registers . . . . .	154
Table 99.	CCON2 register (SFR 0FBh, Reset Value 10h) . . . . .	154

Table 100.	CCON2 register bit definition	155
Table 101.	CCON3 register (SFR 0FCh, Reset Value 10h)	155
Table 102.	CCON3 register bit definition	155
Table 103.	PCA0 Control register PCACON0 (SFR 0A4h, Reset Value 00h)	159
Table 104.	PCACON0 register bit definition	159
Table 105.	PCA1 Control register PCACON1 (SFR 0BCh, Reset Value 00h)	160
Table 106.	PCACON1 register bit definition	160
Table 107.	PCA Status register PCASTA (SFR 0A5h, Reset Value 00h)	161
Table 108.	PCASTA register bit definition	161
Table 109.	TCMMODE0 - TCMMODE5 (6 registers, Reset Value 00h)	162
Table 110.	TCMMODEx register bit definition	162
Table 111.	TCMMODE register configurations	163
Table 112.	UPSD33xx memory configuration	166
Table 113.	General I/O pins on PSD module	169
Table 114.	HDL statement example generated from PSDsoft for memory map	172
Table 115.	VM register (address = csiop + offset E2h)	178
Table 116.	CSIOP registers and their Offsets (in hexadecimal)	180
Table 117.	Flash memory instruction sequences	184
Table 118.	Flash Memory Status bit definition	187
Table 119.	Main Flash Memory Protection register definition (address = csiop + offset C0h)	193
Table 120.	Secondary Flash Memory Protection/Security register Definition (csiop+offset C2h)	193
Table 121.	DPLD and GPLD inputs	194
Table 122.	OMC port and data bit assignments	203
Table 123.	Output Macrocell MCELLAB (address = csiop + offset 20h)	204
Table 124.	Output Macrocell MCELLAC (address = csiop + offset 21h)	204
Table 125.	Output Macrocell MCELLAB Mask register (address = csiop + offset 22h)	204
Table 126.	Output Macrocell MCELLBC Mask register (address = csiop + offset 23h)	204
Table 127.	Input Macrocell Port A (address = csiop + offset 0Ah)	206
Table 128.	Input Macrocell Port B (address = csiop + offset 0Bh)	206
Table 129.	Input Macrocell Port C (address = csiop + offset 18h)	206
Table 130.	Port operating modes	208
Table 131.	Port configuration setting requirements	209
Table 132.	MCU I/O Mode Port A Data In register (address = csiop + offset 00h)	210
Table 133.	MCU I/O Mode Port B Data In register (address = csiop + offset 01h)	210
Table 134.	MCU I/O Mode Port C Data In register (address = csiop + offset 10h)	210
Table 135.	MCU I/O Mode Port D Data Inregister (address = csiop + offset 11h)	210
Table 136.	MCU I/O Mode Port A Data Out register (address =csiop+offset 04h)	210
Table 137.	MCU I/O Mode Port B Data Out register (address = csiop + offset 05h)	210
Table 138.	MCU I/O Mode Port C Data Out register (address = csiop + offset 12h)	211
Table 139.	MCU I/O Mode Port D Data Out register (address = csiop + offset 13h)	211
Table 140.	MCU I/O Mode Port A Direction register (address=csiop+offset 06h)	211
Table 141.	MCU I/O Mode Port B Direction Inregister (address=csiop+offset 07h)	211
Table 142.	MCU I/O Mode Port C Direction register (address = csiop + offset 14h)	211
Table 143.	MCU I/O Mode Port DDirection register (address = csiop + offset 15h)	211
Table 144.	Latched Address output, Port A Control register (address = csiop+offset 02h)	214
Table 145.	Latched Address output, Port B Control register (address = csiop+offset 03h)	215
Table 146.	Port A Pin Drive Select register (address = csiop + offset 08h)	217
Table 147.	Port B Pin Drive Select register (address = csiop + offset 09h)	217
Table 148.	Port C Pin Drive Select register (address = csiop + offset 16h)	217
Table 149.	Port D Pin Drive Select register (address = csiop + offset 17h)	217
Table 150.	Port A Enable Out register (address = csiop + offset 0Ch)	217
Table 151.	Port B Enable Out register (address = csiop + offset 0Dh)	218

Table 152.	Port C Enable Out register (address = csiop + offset 1Ah) . . . . .	218
Table 153.	Port D Enable Out register (address = csiop + offset 1Bh) . . . . .	218
Table 154.	Power Management Mode register PMMR0 (address = csiop + offset B0h) . . . . .	225
Table 155.	Power Management Mode register PMMR2 (address = csiop + offset B4h) . . . . .	226
Table 156.	Power Management Mode register PMMR3 (address = csiop + offset C7h) . . . . .	226
Table 157.	Forced Power-down example . . . . .	228
Table 158.	Function status during Power-up Reset, Warm Reset, Power-down mode . . . . .	233
Table 159.	PSD module example, typ. power calculation at $V_{CC} = 5.0\text{ V}$ (Turbo mode Off) . . . . .	243
Table 160.	Absolute maximum ratings . . . . .	245
Table 161.	Operating conditions (5 V devices) . . . . .	246
Table 162.	Operating conditions (3.3 V devices) . . . . .	246
Table 163.	AC signal letters for timing . . . . .	246
Table 164.	AC signal behavior symbols for timing . . . . .	247
Table 165.	Major parameters . . . . .	248
Table 166.	Preliminary MCU module DC characteristics . . . . .	249
Table 167.	PSD module DC characteristics (with 5 V $V_{DD}$ ) . . . . .	250
Table 168.	PSD module DC characteristics (with 3.3 V $V_{DD}$ ) . . . . .	251
Table 169.	External PSEN or READ cycle AC Characteristics (3 V or 5 V device) . . . . .	252
Table 170.	n, m, and x, y values . . . . .	253
Table 171.	External WRITE cycle AC characteristics (3 V or 5 V device) . . . . .	253
Table 172.	External clock drive . . . . .	254
Table 173.	A/D analog specification . . . . .	254
Table 174.	CPLD combinatorial timing (5 V PSD module) . . . . .	255
Table 175.	CPLD combinatorial timing (3 V PSD module) . . . . .	255
Table 176.	CPLD macrocell synchronous Clock mode timing (5 V PSD module) . . . . .	256
Table 177.	CPLD macrocell synchronous Clock mode timing (3 V PSD module) . . . . .	257
Table 178.	CPLD macrocell asynchronous Clock mode timing (5 V PSD module) . . . . .	258
Table 179.	CPLD macrocell asynchronous Clock mode timing (3timeV PSD module) . . . . .	258
Table 180.	Input macrocell timing (5 V PSD module) . . . . .	259
Table 181.	Input macrocell timing (3V PSD module) . . . . .	259
Table 182.	Program, WRITE and Erase times (5 V, 3 V PSD modules) . . . . .	260
Table 183.	Port A peripheral data mode READ timing (5 V PSD module) . . . . .	261
Table 184.	Port A peripheral data mode READ Timing (3 V PSD module) . . . . .	261
Table 185.	Port A peripheral data mode WRITE Timing (5 V PSD module) . . . . .	262
Table 186.	Port A peripheral data mode WRITE Timing (3 V PSD module) . . . . .	262
Table 187.	Supervisor Reset and LVD . . . . .	262
Table 188.	ISC timing (5 V PSD module) . . . . .	263
Table 189.	ISC timing (3 V PSD module) . . . . .	264
Table 190.	I/O pin capacitance . . . . .	265
Table 191.	LQFP52 – 52-lead plastic thin, quad, flat package mechanical data . . . . .	267
Table 192.	LQFP80 – 80-lead plastic thin, quad, flat package mechanical data . . . . .	268
Table 193.	Ordering information scheme . . . . .	269
Table 194.	Document revision history . . . . .	271

## List of figures

Figure 1.	Block diagram . . . . .	19
Figure 2.	LQFP52 connections . . . . .	20
Figure 3.	LQFP80 connections . . . . .	21
Figure 4.	UPSD33xx functional modules . . . . .	27
Figure 5.	UPSD33xx memories . . . . .	28
Figure 6.	Comparison of UPSD33xx with standard 8032 performance . . . . .	32
Figure 7.	Instruction pre-fetch queue and branch cache . . . . .	33
Figure 8.	PFQ operation on multi-cycle instructions . . . . .	35
Figure 9.	UPSD33xx multi-cycle instructions compared to standard 8032 . . . . .	35
Figure 10.	8032 MCU registers . . . . .	37
Figure 11.	Program Status Word (PSW) register. . . . .	39
Figure 12.	Enabling and polling Interrupts . . . . .	63
Figure 13.	Clock generation logic . . . . .	69
Figure 14.	Oscillator and clock connections . . . . .	75
Figure 15.	MCU module port pin function routing . . . . .	78
Figure 16.	MCU I/O cell block diagram for Port 1 . . . . .	79
Figure 17.	MCU I/O cell block diagram for Port 3 . . . . .	79
Figure 18.	MCU I/O cell block diagram for Port 4 . . . . .	80
Figure 19.	Supervisor Reset generation . . . . .	89
Figure 20.	Watchdog counter. . . . .	91
Figure 21.	Timer/Counter Mode 0: 13-bit counter . . . . .	98
Figure 22.	Timer/Counter Mode 2: 8-bit Auto-reload . . . . .	98
Figure 23.	Timer/Counter mode 3: Two 8-bit counters . . . . .	99
Figure 24.	Timer 2 in Capture mode . . . . .	104
Figure 25.	Timer 2 in Auto-Reload mode. . . . .	104
Figure 26.	Timer 2 in baud rate generator mode . . . . .	105
Figure 27.	UART mode 0, block diagram. . . . .	113
Figure 28.	UART mode 0, timing diagram . . . . .	113
Figure 29.	UART mode 1, block diagram. . . . .	115
Figure 30.	UART mode 1, timing diagram . . . . .	115
Figure 31.	UART mode 2, block diagram. . . . .	117
Figure 32.	UART mode 2, timing diagram . . . . .	117
Figure 33.	UART mode 3, block diagram. . . . .	118
Figure 34.	UART mode 3, timing diagram . . . . .	118
Figure 35.	IrDA interface . . . . .	119
Figure 36.	Pulse shaping by the IrDA interface . . . . .	120
Figure 37.	Typical I2C bus configuration . . . . .	122
Figure 38.	Data transfer on an I <sup>2</sup> C bus . . . . .	124
Figure 39.	I <sup>2</sup> C interface SIOE block diagram . . . . .	127
Figure 40.	SPI device connection examples . . . . .	142
Figure 41.	SPI full-duplex data exchange . . . . .	143
Figure 42.	SPI Receive operation example . . . . .	144
Figure 43.	SPI Transmit operation example . . . . .	144
Figure 44.	SPI Interface, Master mode only . . . . .	145
Figure 45.	10-Bit ADC . . . . .	151
Figure 46.	PCA0 block diagram . . . . .	153
Figure 47.	Timer mode. . . . .	156
Figure 48.	PWM mode - (x8), fixed frequency . . . . .	157



Figure 49.	PWM mode - (x8) programmable frequency . . . . .	158
Figure 50.	PSD module block diagram . . . . .	164
Figure 51.	Memory Page register . . . . .	167
Figure 52.	Typical system memory map . . . . .	171
Figure 53.	PSDsoft Express memory mapping . . . . .	173
Figure 54.	Mapping: split second Flash in half. . . . .	174
Figure 55.	Mapping: all Flash in code space . . . . .	175
Figure 56.	Mapping: small code / big data . . . . .	175
Figure 57.	PSD module memory priority . . . . .	177
Figure 58.	VM register control of memories . . . . .	179
Figure 59.	VM register example corresponding to memory map example of <a href="#">Figure 32</a> . . . . .	180
Figure 60.	Data Polling flowchart . . . . .	188
Figure 61.	Data Toggle flowchart . . . . .	189
Figure 62.	DPLD and GPLD . . . . .	195
Figure 63.	DPLD logic array . . . . .	197
Figure 64.	GPLD: one OMC, one IMC, and one I/O Port (typical pin, Port A, B, or C) . . . . .	199
Figure 65.	Detail of a Single OMC . . . . .	201
Figure 66.	OMC allocator . . . . .	202
Figure 67.	Detail of a single IMC . . . . .	205
Figure 68.	Detail of a single I/O port (typical of Ports A, B, C) . . . . .	208
Figure 69.	Simple PLD logic example . . . . .	213
Figure 70.	Pin declarations in PSDsoft Express for simple PLD example . . . . .	213
Figure 71.	Using the Design Assistant in PSDsoft Express for simple PLD example . . . . .	214
Figure 72.	Peripheral I/O mode . . . . .	215
Figure 73.	Port A structure . . . . .	219
Figure 74.	Port B structure . . . . .	220
Figure 75.	Port C structure . . . . .	222
Figure 76.	Port D structure . . . . .	223
Figure 77.	Automatic Power-down (APD) unit . . . . .	229
Figure 78.	Power-down mode flowchart . . . . .	229
Figure 79.	JTAG chain in UPSD33xx package . . . . .	235
Figure 80.	Recommended 4-pin JTAG connections . . . . .	236
Figure 81.	Recommended 6-pin JTAG connections . . . . .	238
Figure 82.	Recommended JTAG connector . . . . .	239
Figure 83.	Example of chaining UPSD33xx devices . . . . .	240
Figure 84.	PLD ICC /frequency consumption (5 V range) . . . . .	242
Figure 85.	PLD ICC /frequency consumption (3 V range) . . . . .	243
Figure 86.	Switching waveforms – key . . . . .	247
Figure 87.	External PSEN/READ cycle (80-pin device only) . . . . .	252
Figure 88.	External WRITE cycle (80-pin device only) . . . . .	253
Figure 89.	Input to output disable / enable . . . . .	255
Figure 90.	Synchronous Clock mode timing – PLD . . . . .	256
Figure 91.	Asynchronous RESET / Preset . . . . .	257
Figure 92.	Asynchronous Clock mode timing (product term clock) . . . . .	257
Figure 93.	Input macrocell timing (product term clock) . . . . .	259
Figure 94.	Peripheral I/O READ timing . . . . .	261
Figure 95.	Peripheral I/O WRITE timing . . . . .	262
Figure 96.	ISC timing . . . . .	263
Figure 97.	MCU module AC measurement I/O waveform . . . . .	264
Figure 98.	PSD module AC float I/O waveform . . . . .	264
Figure 99.	External clock cycle . . . . .	265
Figure 100.	PSD module AC measurement I/O waveform . . . . .	265

---


Figure 101. PSD module AC measurement load circuit . . . . .	265
Figure 102. LQFP52 – 52-lead plastic thin, quad, flat package outline . . . . .	267
Figure 103. LQFP80 – 80-lead plastic thin, quad, flat package outline . . . . .	268

# 1 Description

The Turbo UPSD33xx series combines a powerful 8051-based microcontroller with a flexible memory structure, programmable logic, and a rich peripheral mix to form an ideal embedded controller. At its core is a fast 4-cycle 8032 MCU with a 6-byte instruction prefetch queue (PFQ) and a 4-entry fully associative branching cache (BC) to maximize MCU performance, enabling loops of code in smaller localities to execute extremely fast.


Code development is easily managed without a hardware in-circuit emulator by using the serial JTAG debug interface. JTAG is also used for in-system programming (ISP) in as little as 10 seconds, perfect for manufacturing and lab development. The 8032 core is coupled to programmable system device (PSD) architecture to optimize the 8032 memory structure, offering two independent banks of Flash memory that can be placed at virtually any address within 8032 program or data address space, and easily paged beyond 64 Kbytes using on-chip programmable decode logic. Dual Flash memory banks provide a robust solution for remote product updates in the field through in-application programming (IAP). Dual Flash banks also support EEPROM emulation, eliminating the need for external EEPROM chips. General purpose programmable logic (PLD) is included to build an endless variety of glue-logic, saving external logic devices. The PLD is configured using the software development tool, PSDsoft™ Express, available from the web at [www.st.com](http://www.st.com), at no charge. The UPSD33xx also includes supervisor functions such as a programmable watchdog timer and low-voltage reset.

Figure 1. Block diagram



## 2 Pin descriptions

Figure 2. LQFP52 connections




AI07822b

1. For 5 V applications, V<sub>DD</sub> must be connected to a 5.0 V source. For 3.3 V applications, V<sub>DD</sub> must be connected to a 3.3 V source.
2. These signals can be used on one of two different ports (Port 1 or Port 4) for flexibility. Default is Port1.
3. AV<sub>REF</sub> and 3.3 V AV<sub>CC</sub> are shared in the 52-pin package only. ADC channels must use AV<sub>CC</sub> as AV<sub>REF</sub> for the 52-pin package.



Figure 3. LQFP80 connections



1. For 5 V applications, V<sub>DD</sub> must be connected to a 5.0 V source. For 3.3 V applications, V<sub>DD</sub> must be connected to a 3.3 V source.
2. These signals can be used on one of two different ports (Port 1 or Port 4) for flexibility. Default is Port1.
3. NC = Not Connected

Table 2. Pin definitions

Port pin	Signal name	80-Pin num.	52-Pin num. <sup>(1)</sup>	In/Out	Function		
					Basic	Alternate 1	Alternate 2
MCUAD0	AD0	36	N/A	I/O	External bus Multiplexed address/data bus A0/D0		
MCUAD1	AD1	37	N/A	I/O	Multiplexed address/data bus A1/D1		
MCUAD2	AD2	38	N/A	I/O	Multiplexed address/data bus A2/D2		
MCUAD3	AD3	39	N/A	I/O	Multiplexed address/data bus A3/D3		
MCUAD4	AD4	41	N/A	I/O	Multiplexed address/data bus A4/D4		
MCUAD5	AD5	43	N/A	I/O	Multiplexed address/data bus A5/D5		
MCUAD6	AD6	45	N/A	I/O	Multiplexed address/data bus A6/D6		
MCUAD7	AD7	47	N/A	I/O	Multiplexed address/data bus A7/D7		
MCUA8	A8	51	N/A	O	External bus, Addr A8		
MCUA9	A9	53	N/A	O	External bus, Addr A9		
MCUA10	A10	55	N/A	O	External bus, Addr A10		
MCUA11	A11	57	N/A	O	External bus, Addr A11		
P1.0	T2 ADC0	52	34	I/O	General I/O port pin	Timer 2 Count input (T2)	ADC Channel 0 input (ADC0)
P1.1	T2X ADC1	54	35	I/O	General I/O port pin	Timer 2 Trigger input (T2X)	ADC Channel 1 input (ADC1)
P1.2	RxD1 ADC2	56	36	I/O	General I/O port pin	UART1 or IrDA Receive (RxD1)	ADC Channel 2 input (ADC2)
P1.3	TXD1 ADC3	58	37	I/O	General I/O port pin	UART or IrDA Transmit (TxD1)	ADC Channel 3 input (ADC3)

Table 2. Pin definitions (continued)

Port pin	Signal name	80-Pin num.	52-Pin num. <sup>(1)</sup>	In/Out	Function		
					Basic	Alternate 1	Alternate 2
P1.4	SPICLK ADC4	59	38	I/O	General I/O port pin	SPI Clock Out (SPICLK)	ADC Channel 4 input (ADC4)
P1.5	SPIRXD ADC6	60	39	I/O	General I/O port pin	SPI Receive (SPIRXD)	ADC Channel 5 input (ADC5)
P1.6	SPITXD ADC6	61	40	I/O	General I/O port pin	SPI Transmit (SPITXD)	ADC Channel 6 input (ADC6)
P1.7	SPISEL ADC7	64	41	I/O	General I/O port pin	SPI Slave Select (SPISEL)	ADC Channel 7 input (ADC7)
P3.0	RxD0	75	23	I/O	General I/O port pin	UART0 Receive (RxD0)	
P3.1	TxD0	77	24	I/O	General I/O port pin	UART0 Transmit (TxD0)	
P3.2	EXINT0 TGO	79	25	I/O	General I/O port pin	Interrupt 0 input (EXTINT0)/Timer 0 gate control (TG0)	
P3.3	INT1	2	26	I/O	General I/O port pin	Interrupt 1 input (EXTINT1)/Timer 1 gate control (TG1)	
P3.4	C0	40	27	I/O	General I/O port pin	Counter 0 input (C0)	
P3.5	C1	42	28	I/O	General I/O port pin	Counter 1 input (C1)	
P3.6	SDA	44	29	I/O	General I/O port pin	I <sup>2</sup> C Bus serial data (I <sup>2</sup> CSDA)	
P3.7	SCL	46	30	I/O	General I/O port pin	I <sup>2</sup> C Bus clock (I <sup>2</sup> CSCL)	
P4.0	T2 TCM0	33	22	I/O	General I/O port pin	Program Counter Array0 PCA0-TCM0	Timer 2 Count input (T2)
P4.1	T2X TCM1	31	21	I/O	General I/O port pin	PCA0-TCM1	Timer 2 Trigger input (T2X)
P4.2	RXD1 TCM2	30	20	I/O	General I/O port pin	PCA0-TCM2	UART1 or IrDA Receive (RxD1)
P4.3	TXD1 PCACK0	27	18	I/O	General I/O port pin	PCACK0	UART1 or IrDA Transmit (TxD1)
P4.4	SPICLK TCM3	25	17	I/O	General I/O port pin	Program Counter Array1 PCA1-TCM3	SPI Clock Out (SPICLK)
P4.5	SPIRXD TCM4	23	16	I/O	General I/O port pin	PCA1-TCM4	SPI Receive (SPIRXD)



Table 2. Pin definitions (continued)

Port pin	Signal name	80-Pin num.	52-Pin num. <sup>(1)</sup>	In/Out	Function		
					Basic	Alternate 1	Alternate 2
P4.6	SPITXD TCM5	19	15	I/O	General I/O port pin	PCA1-TCM5	SPI Transmit (SPITxD)
P4.7	SPISEL PCACK1	18	14	I/O	General I/O port pin	PCACK1	SPI Slave Select (SPISEL)
AV <sub>REF</sub>		70	N/A	I	Reference voltage input for ADC. Connect AV <sub>REF</sub> to V <sub>CC</sub> if the ADC is not used.		
$\overline{RD}$		65	N/A	O	READ Signal, external bus		
$\overline{WR}$		62	N/A	O	WRITE Signal, external bus		
$\overline{PSEN}$		63	N/A	O	$\overline{PSEN}$ Signal, external bus		
ALE		4	N/A	O	Address Latch signal, external bus		
$\overline{RESET\_IN}$		68	44	I	Active low reset input		
XTAL1		48	31	I	Oscillator input pin for system clock		
XTAL2		49	32	O	Oscillator output pin for system clock		
DEBUG		8	5	I/O	I/O to the MCU debug unit		

**Table 2. Pin definitions (continued)**

Port pin	Signal name	80-Pin num.	52-Pin num. <sup>(1)</sup>	In/Out	Function		
					Basic	Alternate 1	Alternate 2
PA0		35	N/A	I/O	General I/O port pin		All Port A pins support: – PLD Macro-cell outputs, or – PLD inputs, or – Latched Address Out (A0-A7), or – Peripheral I/O mode
PA1		34	N/A	I/O	General I/O port pin		
PA2		32	N/A	I/O	General I/O port pin		
PA3		28	N/A	I/O	General I/O port pin		
PA4		26	N/A	I/O	General I/O port pin		
PA5		24	N/A	I/O	General I/O port pin		
PA6		22	N/A	I/O	General I/O port pin		
PA7		21	N/A	I/O	General I/O port pin		

1. N/A = Signal Not Available on 52-pin package.