



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: [info@chipsmall.com](mailto:info@chipsmall.com) Web: [www.chipsmall.com](http://www.chipsmall.com)

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## USB 2.0 ATA/ATAPI Controller with PD-DRM

### PRODUCT FEATURES

Datasheet

- Provides support for digital rights management for portable devices (PD-DRM) via Mass Storage Class SCSI Inquiry command as specified by Microsoft for Windows Media Systems (WM-DRM). Reports all media as Removable (HDDs only).
- 2.5 Volt, Low Power Core Operation
- 3.3 Volt I/O with 5V input tolerance
- Supports a low-cost single 3.3V regulator design, by using a 1N4001 diode to provide the 2.5V core voltage (from the 3.3V supply)
- Complete USB Specification 2.0 Compatibility
  - Includes USB 2.0 Transceiver
  - A Bi-directional Control and a Bi-directional Bulk Endpoint are provided.
- Complete System Solution for interfacing ATA or ATAPI devices to USB 2.0 bus
  - Supports USB Mass Storage Compliant Bootable BIOS
  - Supports ATA6 Drive capacities up to 2048GB
  - True UDMA Mode 4 transfer rates
  - Support for ATAPI Devices:
    - CD-ROM
    - CD-R
    - CD-RW
    - DVD
    - DVD/R/W
- Support for sharing ATA/ATAPI drive with external microprocessor for file playback in portable media player applications
  - Pin indication of USB bus SUSPEND state
  - Control pin to force drive interface high impedance state for drive sharing
- 8051 8 bit microprocessor
  - Provides low speed control functions
  - 30 Mhz execution speed at 4 cycles per instruction average
  - 768 Bytes of internal SRAM for general purpose scratchpad or program execution while re-flashing external ROM
- Double Buffered Bulk Endpoint
  - Bi-directional 512 Byte Buffer for Bulk Endpoint
  - 64 Byte RX Control Endpoint Buffer
  - 64 Byte TX Control Endpoint Buffer
- Internal or External Program Memory Interface
  - 48K Byte Internal ROM or optional 64K Byte External Code Space using Flash, SRAM, or EPROM Memory
- On Board 12Mhz Crystal Driver Circuit
- Internal PLL for 480Mhz USB 2.0 Sampling, 30Mhz MCU clock, and 60Mhz ATA clock
- Supports firmware upgrade via USB bus if "boot block" Flash program memory is used for optional external program memory
- Optional Serial EEPROM interface for VID/PID/Serial Number Customization
- 100 Pin, STQFP Lead-free RoHS Compliant Package (12x12x1.4mm body, 14x14mm footprint)

**ORDER NUMBER:****USB2005-MV-01 FOR 100 PIN, STQFP LEAD-FREE ROHS COMPLIANT PACKAGE**

80 ARKAY DRIVE, HAUPPAUGE, NY 11788 (631) 435-6000, FAX (631) 273-3123

Copyright © 2007 SMSC or its subsidiaries. All rights reserved.

Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office to obtain the latest specifications before placing your product order. The provision of this information does not convey to the purchaser of the described semiconductor devices any licenses under any patent rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are available upon request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC's website at <http://www.smisc.com>. SMSC is a registered trademark of Standard Microsystems Corporation ("SMSC"). Product names and company names are the trademarks of their respective holders.

SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

## Table of Contents

<b>Chapter 1</b>	<b>General Description</b>	<b>6</b>
<b>Chapter 2</b>	<b>Pin Table</b>	<b>7</b>
<b>Chapter 3</b>	<b>Pin Configuration</b>	<b>8</b>
<b>Chapter 4</b>	<b>Block Diagram</b>	<b>9</b>
<b>Chapter 5</b>	<b>Pin Description</b>	<b>10</b>
5.1	Buffer Type Descriptions	13
<b>Chapter 6</b>	<b>Typical Application</b>	<b>14</b>
<b>Chapter 7</b>	<b>PD-DRM Usage &amp; Description</b>	<b>15</b>
7.1	SCSI Inquiry Command	15
7.2	SCSI Inquiry Response	15
7.2.1	Device Serial Number & Page Length (Bytes 3 & 4...n)	16
<b>Chapter 8</b>	<b>DC Parameters</b>	<b>17</b>
8.1	Maximum Guaranteed Ratings	17
8.2	DC Electrical Characteristics	17
<b>Chapter 9</b>	<b>AC Specifications</b>	<b>20</b>
9.1	ATA/ATAPI	20
9.2	USB 2.0 Timing	20
<b>Chapter 10</b>	<b>Package Outline</b>	<b>21</b>



## List of Figures

Figure 3.1	USB2005 STQFP 100 Pin . . . . .	8
Figure 4.1	USB2005 Block Diagram . . . . .	9
Figure 6.1	USB2005 Typical Application. . . . .	14
Figure 10.1	USB2005 100 Pin STQFP Package (12x12x1.4 mm body, 14x14 mm footprint) . . . . .	21



Datasheet

List of Tables

Table 1.1 Operational Conditions to Electrically Detach USB2005 . . . . . 6

Table 2.1 USB2005 Pin Table . . . . . 7

Table 5.1 USB2005 Pin Descriptions . . . . . 10

Table 5.2 USB2005 Buffer Type Descriptions . . . . . 13

Table 7.1 SCSI INQUIRY Command Block . . . . . 15

Table 7.2 Data Buffer Returned for Device Serial Number Query . . . . . 15

## Chapter 1 General Description

The USB2005 is a USB 2.0 Mass Storage Class Peripheral Controller intended for use with standard ATA-5 and -6 hard in media player applications requiring Portable Device – Digital Rights Management (PD-DRM) as specified by Microsoft for Windows Media systems. This includes reporting all media as removable drives and providing the drive serial number to the PC host via a SCSI Inquiry command.

The device consists of a USB 2.0 PHY and SIE, buffers, Fast 8051 microprocessor with expanded scratchpad and 768 of program SRAM, internal 48 KB program ROM, and an ATA-66 compatible interface.

Provisions for optional external Flash Memory up to 64K bytes for program storage is provided. An optional serial EEPROM which can be modified via USB from the host provides unique VID/PID/Serial numbers, as well as optional configuration information.

Internal 768 Bytes of scratchpad SRAM are also provided. This internal SRAM can also be used for program storage to implement program upgrade via USB download to external “boot block” Flash program memory, if desired.

To facilitate portable media player designs, the ability to electrically detach the USB2005 from the drive under external microprocessor control is provided, as well as an indication to that processor if the USB bus is SUSPENDED when the USB2005 is attached to a USB host. See table below:

**Table 1.1 Operational Conditions to Electrically Detach USB2005**

OPERATIONAL CONDITION	USB BUS STATUS	GPIO3 INPUT	GPIO1 OUTPUT
Attached to USB but USB host powered down. ie no VBUS from host PC (IDE interface high impedance)	Unpowered	0	0
Media player uP forcing USB detach and high impedance of USB2005 IDE interface	X	0	0
External uP in media player allows USB connection of USB2005 while attached to USB bus	Enumerating	1	Toggle due to optional external EEPROM data reads
Normal USB operation/access to IDE	Normal Operation	1	1
USB2005 attached to USB bus; USB Host in SUSPEND or Safe Removal has occurred via toolbar applet (USB2005 IDE interface high impedance)	SUSPEND	X	0
Media Player detached from USB bus (USB2005 IDE interface high impedance)	Unconnected	X	0


## Chapter 2 Pin Table

Table 2.1 USB2005 Pin Table

DISK DRIVE INTERFACE (27 PINS)			
IDE_D0	IDE_D1	IDE_D2	IDE_D3
IDE_D4	IDE_D5	IDE_D6	IDE_D7
IDE_D8	IDE_D9	IDE_D10	IDE_D11
IDE_D12	IDE_D13	IDE_D14	IDE_D15
IDE_nIOR	IDE_nIOW	IDE_IRQ	IDE_DACK
IDE_DRQ	IDE_nCS0	IDE_nCS1	IDE_SA0
IDE_SA1	IDE_SA2	IORDY	
USB INTERFACE (7 PINS)			
USBD+	USBD-	LOOPFLTR	RBIAS
RTERM	FS+	FS-	
MEMORY/IO INTERFACE (28 PINS)			
MD0	MD1	MD2	MD3
MD4	MD5	MD6	MD7
MA0	MA1	MA2	MA3
MA4	MA5	MA6	MA7
MA8	MA9	MA10	MA11
MA12	MA13	MA14	MA15
nMRD	nIOR	nMWR	nIOW
MISC (15 PINS)			
ROMEN	GPIO1/SUSPEND	GPIO2/EE_CS	GPIO3/VBUS
GPIO4/EE_DIO	GPIO5/ATA RESET	GPIO6/A16	GPIO7/EE_CLK
XTAL1/CLKIN	XTAL2	nRESET	nTEST/nDBGSTR
TST_OUT/DBGOUT	nTESTEN	CLKOUT	
POWER, GROUNDS, AND NO CONNECTS (23 PINS)			



## Chapter 3 Pin Configuration



**Figure 3.1 USB2005 STQFP 100 Pin**

# Chapter 4 Block Diagram

Revision 0.2 (01-16-07)

9  
DATASHEET

SMSC USB2005




Figure 4.1 USB2005 Block Diagram

## Chapter 5 Pin Description

**Table 5.1 USB2005 Pin Descriptions**

<b>DISK DRIVE INTERFACE</b>			
IDE DMA Request	IDE_DRQ	IS	This pin is the active high DMA request from the ATA/ATAPI interface.
IDE IO Read Strobe	IDE_nIOR	O20	This pin is the active low read signal for the interface.
IDE Register Address 1	IDE_SA1	O20	This pin is the register select address bit 1 signal for the ATA/ATAPI interface.
IDE Register Address 0	IDE_SA0	O20	This pin is the register select address bit 0 signal for the ATA/ATAPI interface.
IDE Register Address 2	IDE_SA2	O20	This pin is the register select address bit 2 signal for the ATA/ATAPI interface.
IDE Data	IDE_D15	IO20	This pin is the bi-directional data bus bit 15 signal for the ATA/ATAPI interface.
IDE IO Write Strobe	IDE_nIOW	O20	This pin is active low write signal for the ATA/ATAPI interface.
IDE DMA Acknowledge	IDE_nDACK	O20	This pin is the active low DMA acknowledge signal for the ATA/ATAPI interface.
IDE Interrupt Request	IDE_IRQ	IS	This pin is the active high interrupt request signal for the ATA/ATAPI interface.
IDE Data	IDE_D13	IO20	This pin is the bi-directional data bus bit 13 signal for the ATA/ATAPI interface.
IDE Data	IDE_D14	IO20	This pin is the bi-directional data bus bit 14 signal for the ATA/ATAPI interface.
IDE Chip Select 0	IDE_nCS0	O20	This pin is the active low chip select 0 signal for the ATA/ATAPI interface.
IDE Chip Select 1 0	IDE_nCS1	O20	This pin is the active low select 1 signal for the ATA/ATAPI interface.
IDE Data	IDE_D[0:12]	IO20	These pins are bits 0-12 of the ATA/ATAPI bi-directional data bus.
IO Ready	IORDY	I	This pin is the active high IORDY signal from the IDE drive.
<b>USB INTERFACE</b>			
USB Bus Data	USB-USB+	IO-U	These pins connect to the USB bus data signals.
USB Transceiver Filter	LOOPFLTR		This pin provides the ability to supplement the internal filtering of the transceiver with an external network, if required.
USB Transceiver Bias	RBIAS		A 9.09 Kohm precision resistor is attached from ground to this pin to set the transceiver's internal bias currents.

## Datasheet

Table 5.1 USB2005 Pin Descriptions (continued)

Termination Resistor	RTERM		A precision 1.5Kohm precision resistor is attached to this pin from a 3.3V supply.
Full Speed USB Data	FS-FS+	IO-U	These pins connect to the USB- and USB+ pins through 31.6 ohm series resistors.
<b>MEMORY/IO INTERFACE</b>			
Memory Data Bus	MD[7:0]	IO12PU	When ROMEN=0, these signals are used to transfer data between the internal CPU and the external program memory. When ROMEN=1, a weak internal pull up is activated to prevent these pins from floating.
Memory Address Bus	MA[15:0]	O12	These signals address memory locations within the external memory.
Memory Write Strobe	nMWR	O12	Program Memory Write; active low
Memory Read Strobe	nMRD	O12	Program Memory Read; active low
IO Read Strobe	nIOR	O12	XDATA space Read; active low
IO Write Strobe	nIOW	O12	XDATA space Write; active low
<b>MISC</b>			
Crystal Input/External Clock Input	XTAL1/CLKIN	ICLKx	12Mhz Crystal or external clock input. This pin can be connected to one terminal of the crystal or can be connected to an external 12Mhz clock when a crystal is not used.
Crystal Output	XTAL2	OCLKx	12Mhz Crystal This is the other terminal of the crystal, or left open when an external clock source is used to drive XTAL1/CLKIN. It may not be used to drive any external circuitry other than the crystal circuit.
Clock Output	CLKOUT	O8	This pin produces a 30Mhz clock signal independent of the processor clock divider. It is held inactive and low whenever the internal processor clock is stopped or is being obtained from the ring oscillator.
Internal ROM Enable	ROMEN	IP	When left unconnected or tied high, the USB97C202 uses the internal ROM for program execution. When tied low, an external program memory should be connected to the memory/data bus. The state of this pin latched internally on the rising edge of nRESET.

**Table 5.1 USB2005 Pin Descriptions (continued)**

General Purpose I/O	GPIO[1:7]	IO20	These general purpose pins may be used either as inputs, edge sensitive interrupt inputs, or outputs. When using internal ROM mode, these pins have the following assignments: GPIO1: USB SUSPEND Indicator; active high GPIO2: Optional Serial EEPROM (93LC56 type) Chip Select GPIO3: USB VBUS Detect Input (can be used to force the IDE interface to high impedance state) GPIO4: Optional Serial EEPROM Data In/Out GPIO5: ATA Drive Reset GPIO6: A16 control line for external program Flash memory when using firmware upgrade capability (external ROM operation only) GPIO7: Optional Serial EEPROM Clock output
RESET input	nRESET	IS	This active low signal is used by the system to reset the chip. The active low pulse should be at least 100ns wide.
Test input	nTest[0:2]	IP	These signals are used for testing the chip. User should normally leave them unconnected. For board continuity testing, all pads (except RBIAS, FSDP, USBDP, USBDM, FSDM, RTERM, XTAL1, XTAL2, LOOPFLTR and nTEST[0:2]) are included in an XNOR chain which is enabled by pulling nTEST2 low. nIOR is the output of the chain (the chain begins at pin 2) and will reflect the toggling of a signal on each pin. Circuit board continuity of the pin solder connections after assembly can be checked in this manner
<b>POWER, GROUNDS, AND NO CONNECTS</b>			
	VDD		+2.5V Core power
	VDDIO		+3.3V I/O power
	VDDP		+2.5 Analog power
	VSSP		Analog Ground Reference
	VDDA		+3.3V Analog power
	VSSA		Analog Ground Reference
	GND		Ground Reference
	NC		No Connect. These pins should not be connected externally.


## 5.1 Buffer Type Descriptions

**Table 5.2 USB2005 Buffer Type Descriptions**

<b>BUFFER</b>	<b>DESCRIPTION</b>
I	Input
IS	Input with Schmitt trigger
IP	Input with weak pull-up
IO8	Input/Output with 8 mA drive
O8	Output with 8mA drive
O12	Output with 12mA drive
IO12PU	Input/Output with 12 ma drive and controlled weak pull up
IO12	Input/Output with 12 ma drive
IO20	Input/output with 20mA drive
O20	Output with 20mA drive
O20PU	Output with 20mA drive and weak pullup
ICLKx	XTAL clock input
OCLKx	XTAL clock output
I/O-U	Defined in USB specification



## Chapter 6 Typical Application



**Figure 6.1 USB2005 Typical Application**

## Chapter 7 PD-DRM Usage & Description

The USB2005 is a USB 2.0 Mass Storage Class Peripheral Controller intended for use with standard ATA-5 and -6 hard disk drives in media player applications requiring Portable Device – Digital Rights Management (PD-DRM) as specified by Microsoft for Windows Media systems. This includes reporting all media as removable drives and providing the drive serial number to the PC host via the SCSI Inquiry command.

### 7.1 SCSI Inquiry Command

In accordance with the SCSI-2 specification the INQUIRY command has the format shown in [Table 7.1, "SCSI INQUIRY Command Block"](#)

**Table 7.1 SCSI INQUIRY Command Block**

	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Byte 0: Operation Code	12h							
Byte 1: Logical Unit Number	LUN			Reserved				EVPD
Byte 2: Parameters 1	Page Code							
Byte 3: Parameters 2	Reserved							
Byte 4: Parameters 3	Allocation Length							
Byte 5: Control Field	Vendor Specific		Reserved				Flag	Link

When performing a device serial number query, the following fields must be programmed as follows: EVPD = 1, and Page Code = 80h

### 7.2 SCSI Inquiry Response

In accordance with the SCSI-2 specification the response to INQUIRY command has the format shown in [Table 7.2, "Data Buffer Returned for Device Serial Number Query"](#).

**Table 7.2 Data Buffer Returned for Device Serial Number Query**

BYTE #	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0					
0	Peripheral Qualifier			Device Type Code									
1	Page Code (80h)												
2	Reserved												
3	Page Length (n-3)												
4	Device serial number												
n													

### **7.2.1 Device Serial Number & Page Length (Bytes 3 & 4...n)**

In response to a SCSI INQUIRY Command, the USB2005 firmware will read the “Device Identify Information” of an IDE drive. The Device Serial Number is created by removing all NULL code (00h) and BLANK code (20h) characters from the “Device Identify Information” response. The Device Serial Number is reported in Byte 4...n (see [Table 7.2](#)). The number of characters of the Device Serial Number will be reported as the Page Length (Byte 3) see [Table 7.2](#).

As a simple example, If the Device Identify Information of an IDE drive is 713 740, then the USB2005 will return 713740 as the Device Serial Number with a Page Length of 6.

## Chapter 8 DC Parameters

### 8.1 Maximum Guaranteed Ratings

Operating Temperature Range .....	0°C to +70°C
Storage Temperature Range .....	-55° to +150°C
Lead Temperature Range (soldering, 10 seconds) .....	+325°C
Positive Voltage on any pin, with respect to Ground .....	5.5V
Negative Voltage on any pin, with respect to Ground .....	-0.3V
Maximum $V_{DDA}$ , $V_{DDIO}$ .....	+4.0V
Maximum $V_{DD}$ , $V_{DDP}$ .....	+3.0V

\*Stresses above the specified parameters could cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other condition above those indicated in the operation sections of this specification is not implied.

**Note:** When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when the AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. When this possibility exists, it is suggested that a clamp circuit be used.

### 8.2 DC Electrical Characteristics

( $T_A = 0^\circ\text{C} - 70^\circ\text{C}$ ,  $V_{DDIO}$ ,  $V_{DDA} = +3.3\text{ V} \pm 10\%$ ,  $V_{DD}$ ,  $V_{DDP} = +2.5\text{ V} \pm 10\%$ .)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	COMMENTS
I Type Input Buffer						
Low Input Level	$V_{ILI}$			0.8	V	TTL Levels
High Input Level	$V_{IHI}$	2.0			V	
ICLK Input Buffer						
Low Input Level	$V_{ILCK}$			0.4	V	
High Input Level	$V_{IHCK}$	2.2			V	
Input Leakage (All I and IS buffers)						
Low Input Leakage	$I_{IL}$	-10		+10	$\mu\text{A}$	$V_{IN} = 0$
High Input Leakage	$I_{IH}$	-10		+10	$\mu\text{A}$	$V_{IN} = V_{DDIO}$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	COMMENTS
O8 Type Buffer						
Low Output Level	$V_{OL}$			0.4	V	$I_{OL} = 8 \text{ mA} @ V_{DDIO} = 3.3\text{V}$
High Output Level	$V_{OH}$	2.4			V	$I_{OH} = -4\text{mA} @ V_{DDIO} = 3.3\text{V}$
Output Leakage	$I_{OL}$	-10		+10	$\mu\text{A}$	$V_{IN} = 0 \text{ to } V_{DDIO}$ (Note 8.1)
I/O8 Type Buffer						
Low Output Level	$V_{OL}$			0.4	V	$I_{OL} = 8 \text{ mA} @ V_{DDIO} = 3.3\text{V}$
High Output Level	$V_{OH}$	2.4			V	$I_{OH} = -4 \text{ mA} @ V_{DDIO} = 3.3\text{V}$
Output Leakage	$I_{OL}$	-10		+10	$\mu\text{A}$	$V_{IN} = 0 \text{ to } V_{DDIO}$ (Note 8.1, 8.2)
I/O12 Type Buffer						
Low Output Level	$V_{OL}$			0.4	V	$I_{OL} = 12 \text{ mA} @ V_{DDIO} = 3.3\text{V}$
High Output Level	$V_{OH}$	2.4			V	$I_{OH} = -6\text{mA} @ V_{DDIO} = 3.3\text{V}$
Output Leakage	$I_{OL}$	-10		+10	$\mu\text{A}$	$V_{IN} = 0 \text{ to } V_{DDIO}$ (Note 8.1, 8.2)
I/O20 Type Buffer						
Low Output Level	$V_{OL}$			0.4	V	$I_{OL} = 20 \text{ mA} @ V_{DDIO} = 3.3\text{V}$
High Output Level	$V_{OH}$	2.4			V	$I_{OH} = -5 \text{ mA} @ V_{DDIO} = 3.3\text{V}$
Output Leakage	$I_{OL}$	-10		+10	$\mu\text{A}$	$V_{IN} = 0 \text{ to } V_{DDIO}$ (Note 8.1, 8.2)
IO-U						
Supply Current Unconfigured	$I_{CCINIT}$		65 85		mA mA	$V_{DDIO}, V_{DDA}$ $V_{DD}, V_{DDP}$
Supply Current Active	$I_{CC}$			85 120	mA mA	$V_{DDIO}, V_{DDA}$ $V_{DD}, V_{DDP}$

**Note 8.1** Output leakage is measured with the current pins in high impedance.

**Note 8.2** Output leakage is valid only on pins without internal weak pull ups or pull downs.

**Datasheet****CAPACITANCE**  $T_A = 25^{\circ}\text{C}$ ;  $f_c = 1\text{MHz}$ ;  $V_{DD} = 2.5\text{V}$ 

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITION
		MIN	TYP	MAX		
Clock Input Capacitance	$C_{IN}$			20	pF	All pins except USB pins (and pins under test tied to AC ground)
Input Capacitance	$C_{IN}$			10	pF	
Output Capacitance	$C_{OUT}$			20	pF	



## **Chapter 9 AC Specifications**

### **9.1 ATA/ATAPI**

The USB2005 conforms to all timing diagrams and specifications for ATAPI-5 as set forth in the T13/1321D Revision 3 NCITS specification. Please refer to this specification for more information.

### **9.2 USB 2.0 Timing**

The USB2005 conforms to all timing diagrams and specifications for USB peripheral silicon building blocks as set forth in the USB-IF USB 2.0 specification. Please refer to this specification for more information.

# Chapter 10 Package Outline

Revision 0.2 (01-16-07)

21  
DATASHEET

SMSC USB2005




Figure 10.1 USB2005 100 Pin STQFP Package (12x12x1.4 mm body, 14x14 mm footprint)