

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









USB2512/12A/12B USB2513/13B USB2514/14B USB2517



USB 2.0 Hi-Speed Hub Controller

PRODUCT FEATURES

Datasheet

General Description

The SMSC USB251x hub is a family of low-power, OEM configurable, MTT (multi transaction translator)¹ hub controller IC products for embedded USB solutions. The "x" in the part number indicates the number of downstream ports available. The SMSC hub supports low-speed, full-speed, and hi-speed (if operating as a hi-speed hub) downstream devices on all of the enabled downstream ports.

For a summary of the products documented in this datasheet, please refer to the Chapter 1, "USB251x Hub Family Differences Overview," on page 7.

Highlights

- High performance, low-power, small footprint hub controller IC with 2, 3, 4, or 7 downstream ports (indicated by the "x" in the part number)
- Fully compliant with the USB 2.0 specification
- Enhanced OEM configuration options available through either a single serial I²C[®] EEPROM, or SMBus slave port

MultiTRAK™

 High-performance multiple transaction translator which provides one transaction translator per port

PortMap

Flexible port mapping and disable sequencing

PortSwap

 Programmable USB differential-pair pin locations ease PCB design by aligning USB signal lines directly to connectors

PHYBoost

 Programmable USB signal drive strength for recovering signal integrity using 4-level driving strength resolution

Features

- USB251xB/xBi products are fully footprint compatible with USB251x/xi/xA/xAi products as direct drop-in replacements
 - Cost savings include using the same PCB components and application of USB-IF Compliance by Similarity
- Full power management with individual or ganged power control of each downstream port
- Fully integrated USB termination and pull-up/pulldown resistors
- Supports a single external 3.3 V supply source; internal regulators provide 1.2 V or 1.8 V internal core voltage
- Onboard 24 MHz crystal driver, ceramic resonator, or external 24/48 MHz clock input
- Customizable vendor ID, product ID, and device ID
- 4 kilovolts of HBM JESD22-A114F ESD protection (powered and unpowered)
- Supports self- or bus-powered operation
- USB251xB and USB251xBi products support the USB Battery Charging specification Rev. 1.1 for Charging Downstream Ports (CDP)
- Lead-free RoHS compliant packages:
 - 36-pin QFN (6x6 mm)
 - 48-pin QFN (7x7 mm)
 - 64-pin QFN (9x9 mm)
- USB251xi, USB2512Ai, and USB251xBi products support the industrial temperature range of -40°C to +85°C
- USB251xB products support the extended commercial temperature range of 0°C to +85°C

Applications

- LCD monitors and TVs
- Multi-function USB peripherals
- PC motherboards
- Set-top boxes, DVD players, DVR/PVR
- Printers and scanners
- PC media drive bay
- Portable hub boxes
- Mobile PC docking
- Embedded systems

^{1.}USB2512A/Ai only uses a single transaction translator.



ORDER NUMBERS:

ORDER NUMBERS	LEAD-FREE ROHS COMPLIANT PACKAGE	PACKAGE SIZE	TEMPERATURE RANGE
USB2512-AEZG USB2512A-AEZG USB2513-AEZG USB2514-AEZG			0°C to 70°C
USB2512B-AEZG USB2513B-AEZG USB2514B-AEZG	36QFN	6 x 6 x 0.5 mm	0°C to 85°C
USB2512i-AEZG USB2512Ai-AEZG USB2512Bi-AEZG USB2513i-AEZG USB2513Bi-AEZG USB2514i-AEZG USB2514Bi-AEZG			-40°C to 85°C
USB2513-HZH USB2514-HZH	48QFN	7 x 7 x 0.5 mm	0°C to 70°C
USB2513i-HZH USB2514i-HZH	40QFIN	min c.u x 1 x 1	-40°C to 85°C
USB2517-JZX	64QFN	9 x 9 x 0.5 mm	0°C to 70°C
USB2517i-JZX	64QFN		-40°C to 85°C

THIS PRODUCT MEETS THE HALOGEN MAXIMUM CONCENTRATION VALUES PER IEC61249-2-21.
FOR ROHS COMPLIANCE AND ENVIRONMENTAL INFORMATION, PLEASE VISIT WWW.SMSC.COM/ROHS.



80 ARKAY DRIVE, HAUPPAUGE, NY 11788 (631) 435-6000, FAX (631) 273-3123

Copyright © 2010 SMSC or its subsidiaries. All rights reserved.
Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office to obtain the latest specifications before placing your product order. The provision of this information does not convey to the purchaser of the described semiconductor devices any licenses under any patent rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. Anomally sheets are available upon request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC's website at http://www.smsc.com. SMSC is a registered trademark of Standard Microsystems Corporation ("SMSC"). Product names and company names are the trademarks of their respective holders.

SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES

SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.



Table of Contents

Chaj	pter 1	USB251x Hub Family Differences Overview	. 7
Chaj	pter 2	General Description	. 8
Chaj	pter 3	Acronyms	10
Chaj	pter 4	Block Diagram	11
Cha] 5.1 5.2 5.3	Pin Co USB2	Pin Descriptions	12 22
Cha] 6.1		LED Usage Description	29 29
_	pter 7	Battery Charging Support	31
7.1 7.2		al Description Battery Charging Special Behavior of PRTPWR Pins	31
7.3		y Charging Configuration	32
Cha	pter 8	Configuration Options	33
8.1	· Hub	•	
	8.1.1	Hub Configuration Options	
	8.1.2	SMBus or EEPROM Interface	33
	8.1.3	VBus Detect	34
8.2	EEPR	OM Interface	34
	8.2.1	Internal Register Set (Common to EEPROM and SMBus)	
	8.2.2	I ² C EEPROM	
	8.2.3	In-Circuit EEPROM Programming	52
8.3		s Slave Interface	
	8.3.1	SMBus Slave Addresses	
	8.3.2	Bus Protocols	
	8.3.3	Invalid Protocol Response Behavior	
	8.3.4	General Call Address Response	
	8.3.5	Slave Device Time-Out	
	8.3.6	Stretching the SCLK Signal	
	8.3.7	SMBus Timing	
	8.3.8	Bus Reset Sequence	
8.4	8.3.9	SMBus Alert Response Address	
8.5		It Configuration Option	
6.5 8.6		Options	
J. J	8.6.1	Non-Removable Strap Option	
	8.6.2	Internal Pull-Down (IPD)	
	8.6.3	LED Strap Option	
8.7	Reset		



Datachoo

			Datasneet
	8.7.1 8.7.2	External Hardware RESET_N	
Char	oter 9	DC Parameters	61
9.1		um Guaranteed Ratings	
9.2		ing Conditions	
		Package Thermal Specifications	
Char	oter 10	AC Specifications	69
10.1		tor/Crystal	
10.2		ic Resonator	
10.3		al Clock	
	10.3.1	SMBus Interface	
	10.3.2	I ² C EEPROM	
	10.3.3	USB 2.0	
—— Char	oter 11	Package Outlines	
		nd Reel Specifications	



List of Tables

Table 1.1	36-pin QFN (6x6x0.5 mm) RoHS Compliant Part Numbers	. 7
Table 1.2	48-pin QFN (7x7x0.5 mm) RoHS Compliant Part Numbers	. 7
Table 1.3	64-pin QFN (9x9x0.5 mm) RoHS Compliant Part Numbers	. 7
Table 2.1	Summary of Compatibilities between USB251xB/xBi and USB251x/xi/xA/xAi Products	
Table 5.1	Pin List in Alphabetical Order	18
Table 5.2	USB251x Pin Descriptions	22
Table 5.3	Buffer Type Descriptions	27
Table 8.1	Hub Configuration Options	33
Table 8.2	Internal Default, EEPROM and SMBus Register Memory Map	35
Table 8.3	PortMap Register for Ports 1 & 2	48
Table 8.4	PortMap Register for Ports 3 & 4	49
Table 8.5	PortMap Register for Ports 5 & 6	50
Table 8.6	PortMap Register for Port 7	51
Table 8.7	Summary of Strap Options	
	Reset_N Timing for Default/Strap Option Mode	
	Reset_N Timing for EEPROM Mode	
	Reset_N Timing for SMBus Mode	
Table 9.1	DC Electrical Characteristics	
Table 9.2		
Table 9.3	Supply Current Unconfigured: Full-Speed Host (ICCINTFS)	
Table 9.5		
	·	
	• • • • • • • • • • • • • • • • • • •	
Table 11.1		77
Table 9.4 Table 9.5 Table 9.6 Table 9.7 Table 9.8 Table 9.10 Table 9.11 Table 9.11 Table 9.13 Table 9.13	Supply Current Configured: Hi-Speed Host (IHCH1). Supply Current Configured: Full-Speed Host (IFCC1) USB251x/xi/xA/xAi Supply Current Suspend (ICSBY). USB251xB/xBi Supply Current Suspend (ICSBY).	6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6





List of Figures

Figure 4.1	USB251x Hub Family Block Diagram	11
Figure 5.1	2-Port 36-Pin QFN	12
Figure 5.2	3-Port 36-pin QFN	13
Figure 5.3	4-Port 36-pin QFN	14
Figure 5.4	3-Port 48-Pin QFN	15
Figure 5.5	4-Port 48-Pin QFN	
Figure 5.6	7-Port 64-Pin QFN	17
Figure 6.1	Dual Color LED Implementation Example	29
Figure 7.1	Battery Charging via External Power Supply	31
Figure 8.1	Block Write	53
Figure 8.2	Block Read	54
Figure 8.3	Non-Removable Pin Strap Example	56
Figure 8.4	Pin Strap Option with IPD Pin Example	56
Figure 8.5	LED Pin Strap Example	
Figure 8.6	Reset_N Timing for Default/Strap Option Mode	
Figure 8.7	Reset_N Timing for EEPROM Mode	
Figure 8.8	Reset_N Timing for SMBus Mode	
Figure 9.1	Supply Rise Time Model	
	Typical Crystal Circuit	
•	Formula to Find the Value of C1 and C2	
-	Ceramic Resonator Usage with SMSC IC	
-	36-Pin QFN, 6x6 mm Body, 0.5 mm Pitch	
	48-Pin QFN, 7x7 mm Body, 0.5 mm Pitch	
•	64-Pin QFN, 9x9 mm Body, 0.5 mm Pitch	
-	36-Pin Package Tape Specifications	
-	48-Pin Package Tape Specifications	
Figure 11.6	36-Pin and 48-Pin Package Reel Specifications	76



Chapter 1 USB251x Hub Family Differences Overview

Table 1.1 36-pin QFN (6x6x0.5 mm) RoHS Compliant Part Numbers

Part Number	Down- stream ports	True Speed	Battery Charging	Lower Power Consumption	LED Port Indicators	Clock (MHz)	0°C to 70°C	0°C to 85°C	-40°C to 85°C
USB2512 USB2512A*	2					24	✓		
USB2512i USB2512Ai*	2					24			✓
USB2512B	2		✓	✓		24		✓	
USB2512Bi	2		✓	✓		24			✓
USB2513	3					24	✓		
USB2513i	3					24			✓
USB2513B	3		✓	✓		24		✓	
USB2513Bi	3		✓	✓		24			✓
USB2514	4					24	✓		
USB2514i	4					24			✓
USB2514B	4		✓	✓		24		✓	
USB2514Bi	4		✓	✓		24			✓

Table 1.2 48-pin QFN (7x7x0.5 mm) RoHS Compliant Part Numbers

Part Number	Down- stream ports	True Speed	Battery Charging	Lower Power Consumption	LED Port Indicators	Clock (MHz)	0°C to 70°C	0°C to 85°C	-40°C to 85°C
USB2513	3	✓			✓	24/48	✓		
USB2513i	3	✓			✓	24/48			✓
USB2514	4	✓			✓	24/48	>		
USB2514i	4	✓			✓	24/48	>		✓

Table 1.3 64-pin QFN (9x9x0.5 mm) RoHS Compliant Part Numbers

Part Number	Down- stream ports	True Speed	Battery Charging	Lower Power Consumption	LED Port Indicators	Clock (MHz)	0°C to 70°C	0°C to 85°C	-40°C to 85°C
USB2517	7	✓			✓	24	✓		
USB2517i	7	✓			✓	24			✓

Note 1.1 *USB2512A/Ai only uses a single transaction translator, whereas all other parts use a multi transactions translator.





The SMSC USB251x hub family is a group of low-power, OEM configurable, MTT (multi transaction translator)¹ hub controller IC's with downstream ports for embedded USB solutions. The SMSC USB251x hub family is fully compliant with the USB 2.0 specification. Each of the SMSC hub controllers can attach to an upstream port as a full-speed hub or as a full-/hi-speed hub. The SMSC hub controllers support low-speed, full-speed, and hi-speed (if operating as a hi-speed hub) downstream devices on all of the enabled downstream ports.

All required resistors on the USB ports are integrated into the hub. This includes all series termination resistors on D+ and D- pins and all required pull-down and pull-up resistors on D+ and D- pins. The over-current sense inputs for the downstream facing ports have internal pull-up resistors.

The USB251x hub family includes programmable features such as:

MultiTRAK[™] Technology which utilizes a dedicated TT per port to maintain consistent full-speed data throughput regardless of the number of active downstream connections. MultiTRAK[™] outperforms conventional USB 2.0 hubs with a single TT in USB full-speed data transfers.

PortMap which provides flexible port mapping and disable sequences. The downstream ports of a USB251x hub can be reordered or disabled in any sequence to support multiple platform designs with minimum effort. For any port that is disabled, the USB251x hub controllers automatically reorder the remaining ports to match the USB host controller's port numbering scheme.

PortSwap which adds per-port programmability to USB differential-pair pin locations. PortSwap allows direct alignment of USB signals (D+/D-) to connectors to avoid uneven trace length or crossing of the USB differential signals on the PCB.

PHYBoost which enables 4 programmable levels of USB signal drive strength in downstream port transceivers. PHYBoost attempts to restore USB signal integrity.

OEM Selectable Features

A default configuration is available in each of the SMSC USB251x hub controllers following a reset. This configuration may be sufficient for most applications. Strapping option pins make it possible to modify a sub-set of the configuration options.

The USB251x hub controllers may be configured by an external EEPROM or a microcontroller. When using the microcontroller interface, the hub appears as an SMBus slave device. If the hub is pin-strapped for external EEPROM configuration but no external EEPROM is present, then a value of '0' will be written to all configuration data bit fields (the hub will attach to the host with all '0' values).

The USB251x hub family supports OEM selectable features including:

- Optional OEM configuration via I²C EEPROM or via the industry standard SMBus interface from an external SMBus host or microcontroller.
- Supports compound devices on a port-by-port basis.
- Selectable over-current sensing and port power control on an individual or ganged basis to match the OEM's choice of circuit board component selection.
- Customizable vendor ID, product ID, and device ID.
- Configurable delay time for filtering the over-current sense inputs.
- Configurable downstream port power-on time reported to the host.
- Supports indication of the maximum current that the hub consumes from the USB upstream port.
- Supports Indication of the maximum current required for the hub controller.

^{1.}USB2512A/2Ai only uses a single transaction translator.



- Supports custom string descriptors (up to 31 characters):
 - Product string
 - Manufacturer string
 - Serial number string
- When available, pin selectable options for default configuration may include:
 - -Downstream ports as non-removable ports
 - -Downstream ports as disabled ports
 - -Downstream port power control and over-current detection on a ganged or individual basis
 - -USB signal drive strength
 - -USB differential pair pin location
- For more information, please contact your sales representative to obtain a copy of the latest Battery Charging white paper.
- USB251xB/xBi products are fully footprint compatible with USB251x/xi/xA/xAi products:
 - -pin-compatible
 - -direct drop-in replacement
 - -use the same PCB components
 - -USB-IF Compliance by Similarity for ease of use and a complete cost reduction solution
 - -PIDs, DIDs, and other register defaults may differ and can be configured to match the OEM's needs. Please see Table 8.2, "Internal Default, EEPROM and SMBus Register Memory Map" for details.

Table 2.1 Summary of Compatibilities between USB251xB/xBi and USB251x/xi/xA/xAi Products

Part Number	Drop-in Replacement	PACKAGE
USB2512	USB2512B	
USB2512i	USB2512Bi	
USB2512A	USB2512B	
USB2512Ai	USB2512Bi	36QFN
USB2513	USB2513B	JOQITN
USB2513i	USB2513Bi	
USB2514	USB2514B	
USB2514i	USB2514Bi	





I²C[®]: Inter-Integrated Circuit¹

OCS: Over-Current Sense

PCB: Printed Circuit Board

PHY: Physical Layer

PLL: Phase-Locked Loop

QFN: Quad Flat No Leads

RoHS: Restriction of Hazardous Substances Directive

SCL: Serial Clock

SIE: Serial Interface Engine


SMBus: System Management Bus

TT: Transaction Translator

^{1.}I²C is a registered trademark of Philips Corporation.



Chapter 4 Block Diagram



The 'x' indicates the number of available downstream ports: 2, 3, 4, or 7.

Figure 4.1 USB251x Hub Family Block Diagram

- Note 4.1 USB2512A/USB2512Ai only supports a single transaction translator.
- Note 4.2 The LED port indicators only apply to USB2513/13i/14/14i (48QFN only) and USB2517/17i.



Chapter 5 Pin Descriptions

This chapter is organized by a set of pin configurations (organized by package type) followed by a corresponding pin list organized alphabetically. A comprehensive and detailed description list of each signal (named in the pin list) is organized by function in Table 5.2, "USB251x Pin Descriptions," on page 22. Please refer to Table 5.3, "Buffer Type Descriptions," on page 27 for a list of buffer types.

The "N" symbol in the signal name indicates that the active, or asserted, state occurs when the signal is at a low voltage level. When "N" is not present after the signal name, the signal is asserted when it is at the high voltage level. The terms assertion and negation are used exclusively. This is done to avoid confusion when working with a mixture of "active low" and "active high" signals. The term assert, or assertion, indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term negate, or negation, indicates that a signal is inactive.

5.1 Pin Configurations and Lists (Organized by Package Type)




Figure 5.1 2-Port 36-Pin QFN

Note: *Battery charging enable (BC EN) is only available in the USB251xB/Bi.






Figure 5.2 3-Port 36-pin QFN

Note: *Battery charging enable (BC_EN) is only available in the USB251xB/Bi.






Figure 5.3 4-Port 36-pin QFN

Note: *Battery charging enable (BC_EN) is only available in the USB251xB/Bi.






Figure 5.4 3-Port 48-Pin QFN






Figure 5.5 4-Port 48-Pin QFN






Figure 5.6 7-Port 64-Pin QFN



Table 5.1 Pin List in Alphabetical Order

		PIN NUMBERS								
				36 QF	N			480	QFN	64 QFN
SYMBOL	NAME	USB2512 USB2512i USB2512A USB2512Ai	USB2512B USB2512Bi	USB2513 USB2513i	USB2513B USB2513Bi	USB2514 USB2514i	USB2514B USB2514Bi	USB2513 USB22513i	USB2514 USB22514i	USB2517 USB2517i
BC_EN[1]	Battery	-	12	-	12	-	12		-	•
BC_EN[2]	Charging Strap Option	-	16	-	16	-	16		-	
BC_EN[3]		- 18 - 18 -								
BC_EN[4]				-			20		-	
BOOST[0]	PHY Boost			-				3	36	50
BOOST[1]	Strapping Option			-				2	24	48
CFG_SEL[0]	Configuration			24				3	31	41
CFG_SEL[1]	Programming Selection			25				3	32	42
CFG_SEL[2]	20.00			-				3	33	13
CLKIN	External Clock Input			33				4	1 5	61
CRFILT	Core Regulator Filter Capacitor		14 1						17	25
GANG_EN	Ganged Port Power Strap Option	- 22						22	34	
Ground Pad	Exposed Pad Tied to Ground (VSS)					ePad				•
HS_IND	Hi-Speed Upstream Port Indicator			25				3	32	42
LED_A_N[1]	Port LED			-				3	37	51
LED_A_N[2]	Indicator			-				2	25	49
LED_A_N[3]	1			-				2	23	47
LED_A_N[4]	1				-				13	33
LED_A_N[5]					-					31
LED_A_N[6]	1				-					17
LED_A_N[7]	1				-					15
LED_B_N[1]	Enhanced			-				3	36	50
LED_B_N[2]	Indicator Port LED			-				2	24	48
LED_B_N[3]]							2	22	34
LED_B_N[4]					-				12	32
LED_B_N[5]					-					18
LED_B_N[6]					-					16
LED_B_N[7]	<u></u>									14
LOCAL_PWR	Local Power Detection			28				3	39	45



Table 5.1 Pin List in Alphabetical Order (continued)

					PIN	NUMBE	ERS			
				36 QF	N			480	QFN	64 QFN
SYMBOL	NAME	USB2512 USB2512i USB2512A USB2512Ai	USB2512B USB2512Bi	USB2513 USB2513i	USB2513B USB2513Bi	USB2514 USB2514i	USB2514B USB2514Bi	USB2513 USB22513i	USB2514 USB22514i	USB2517 USB2517i
NC	No Connect	6			I.	-	·	8	11	-
NC		7				-		9		-
NC		18				-		11		-
NC		19				-		12		-
NC			8				_	13		-
NC			9				_	27		-
NC			20				_	28		-
NC			21					-	u	
NON_REM[0]	Non-			28		u e		3	9	45
NON_REM[1]	Removable Port Strap Option		22				2	40		
OCS_N[1]	Over-Current	13						1	6	28
OCS_N[2]	Sense			17				2	20	27
OCS_N[3]		-				19		26		22
OCS_N[4]			-			2	21	ı	28	21
OCS_N[5]					-	•			•	35
OCS_N[6]					-					38
OCS_N[7]					-					37
PLLFILT	PLL Regulator Filter Capacitor			34				4	-6	62
PRT_DIS_M[1]	Downstream	ı					1			
PRT_DIS_M[2]	Port Disable Strap Option	ı					3			
PRT_DIS_M[3]		-					6			
PRT_DIS_M[4]			-				8	-		8
PRT_DIS_M[5]					-					11
PRT_DIS_M[6]					-					53
PRT_DIS_M[7]					-					55
PRT_DIS_P[1]	Port Disable	-					2			
PRT_DIS_P[2]		-					4			
PRT_DIS_P[3]		-					7			
PRT_DIS_P[4]			-				9	-		9
PRT_DIS_P[5]					-					12
PRT_DIS_P[6]					-					54
PRT_DIS_P[7]										56



Table 5.1 Pin List in Alphabetical Order (continued)

					PIN	NUMBE	ERS				
		36 QFN							48QFN		
SYMBOL	NAME	USB2512 USB2512i USB2512A USB2512Ai	USB2512B USB2512Bi	USB2513 USB2513i	USB2513B USB2513Bi	USB2514 USB2514i	USB2514B USB2514Bi	USB2513 USB22513i	USB2514 USB22514i	USB2517 USB2517i	
PRTPWR[1]	USB Port			12			I	1	5	29	
PRTPWR[2]	Power Enable			16				1	9	26	
PRTPWR[3]		-				18		2	21	23	
PRTPWR[4]			-			2	20	-	27	20	
PRTPWR[5]					-	•		•	•	30	
PRTPWR[6]					-					39	
PRTPWR[7]					-					36	
PRTPWR_POL	Port Power Polarity Strapping			-				3	38	-	
PRTSWP[1]	Port Swap			-				3	37	51	
PRTSWP[2]	Strapping Option			-				2	25	49	
PRTSWP[3]	option .			-				2	23	47	
PRTSWP[4]					-				13	33	
PRTSWP[5]					-				•	31	
PRTSWP[6]					-					17	
PRTSWP[7]					-					15	
RBIAS	USB Transceiver Bias			35				4	17	63	
RESET_N	Reset Input			26				3	34	43	
SCL	Serial Clock			24				3	31	41	
SDA	Serial Data Signal			22				2	29	40	
SEL48	Select 48 MHz Clock Input			-				4	10	1	
SMBCLK	System Management Bus Clock			24				3	31	41	
SMBDATA	Server Message Block Data Signal			22				2	29	40	
SUSP_IND	Active/Suspend Status Indicator			28				3	39	45	
TEST	Test Pin			11				1	4	19	
USBDM_UP	USB Bus Data			30				4	2	58	
USBDP_UP				31				4	13	59	



Table 5.1 Pin List in Alphabetical Order (continued)

		PIN NUMBERS								
	36 QFN						48QFN		64 QFN	
SYMBOL	NAME	USB2512 USB2512i USB2512A USB2512Ai	USB2512B USB2512Bi	USB2513 USB2513i	USB2513B USB2513Bi	USB2514 USB2514i	USB2514B USB2514Bi	USB2513 USB22513i	USB2514 USB22514i	USB2517 USB2517i
USBDM_DN[1]	Hi-Speed USB		I.	U.		1	l.	I.	ı	1
USBDM_DN[2]	Data					3				
USBDM_DN[3]		-					6			
USBDM_DN[4]			-	•			8	-		8
USBDM_DN[5]					-				•	11
USBDM_DN[6]					-					53
USBDM_DN[7]					-					55
USBDP_DN[1]						2				
USBDP_DN[2]						4				
USBDP_DN[3]		- 7								
USBDP_DN[4]		- 9 -				9				
USBDP_DN[5]					-					12
USBDP_DN[6]					-					54
USBDP_DN[7]					-					56
VBUS_DET	Upstream VBUS Power Detection	27 35				35	44			
VDD33	3.3 V Power	5								
VDD33						10				
VDD33		15 18				24				
VDD33		23 30				0	46			
VDD33		29 41				52				
VDD33		36 48				57				
VDD33					-					64
XTALIN	Crystal Input	33 45				61				
XTALOUT	Crystal Output	32 44			60					



5.2 USB251x Pin Descriptions (Grouped by Function)

Table 5.2 USB251x Pin Descriptions

SYMBOL	BUFFER TYPE	DESCRIPTION		
UPSTREAM USB 2.0 INTERFACES				
USBDM_UP	IO-U	USB Data		
USBDP_UP		These pins connect to the upstream USB bus data signals (host, port, or upstream hub).		
VBUS_DET	I/O12	Detect Upstream VBUS Power		
		Detects the state of Upstream VBUS power. The SMSC hub monitors VBUS_DET to determine when to assert the internal D+ pull-up resistor which signals a connect event.		
		When designing a detachable hub, this pin should be connected to VBUS on the upstream port via a 2 to 1 voltage divider.		
		For self-powered applications with a permanently attached host, this pin must be connected to 3.3 V (typically VDD33).		
DOWNSTREAM USB 2.0 INTERFACES				
USBDP_DN[x:1]/	IO-U	Hi-Speed USB Data		
PRT_DIS_P[x:1]		These pins connect to the downstream USB peripheral devices attached to the hub's port. To disable, pull up with a 10 K resistor to 3.3 V.		
USBDM_DN[x:1]/		Downstream Port Disable Strap Option		
PRT_DIS_M[x:1]		If this strap is enabled by package and configuration settings (see Table 8.1, "Hub Configuration Options"), then this pin will be sampled at RESET_N negation to determine if the port is disabled.		
		To disable a port, pull up both PRT_DIS_M[x:1] and PRT_DIS_P[x:1] pins corresponding to the port numbers.		
PRTPWR[x:1] /	O12	USB Power Enable		
		Enables power to USB peripheral devices downstream.		
		When PRTPWR_POL pin is unavailable, the hub supports active high power controllers only.		
		When PRTPWR_POL pin is available, the active signal level of the PRTPWR pins is determined by the power polarity strapping function of the PRTPWR_POL pin.		
BC_EN[x]	IPD	Battery Charging Strap Option		
		*This feature is only available on USB251xB/Bi.		
		If this strap is enabled by package and configuration settings, (see Table 8.1, "Hub Configuration Options"), this pin will be sampled at RESET_N negation to determine if ports [x:1] support the battery charging protocol (and thus the supporting external port power controllers) that would enable a device to draw the currents per the USB battery charging specification.		
		BC_EN[x] = 1: Battery charging feature is supported for port x		
		BC_EN[x] = 0: Battery charging feature is not supported for port x		



Table 5.2 USB251x Pin Descriptions (continued)

SYMBOL	BUFFER TYPE	DESCRIPTION	
DOWNSTREAM USB 2.0 INTERFACES (continued)			
LED_A_N[x:1] /	I/O12	Port LED Indicators	
		This pin will be active low when LED support is enabled via EEPROM or SMBus.	
PRTSWP[x:1]		Port Swap Strapping Option	
		If this strap is enabled by package and configuration settings (see Table 8.1, "Hub Configuration Options"), this pin will be sampled at RESET_N negation to determine the electrical connection polarity of the downstream USB port pins (USB_DP and USB_DM).	
		Also, the active state of the LED will be determined as follows:	
		'0' = Port polarity is normal, LED is active high.	
		'1' = Port polarity (USB_DP and USB_DM) is swapped, LED is active low.	
LED_B_N[7:4]	I/O12	Enhanced Indicator Port LED for ports 4-7	
		Enhanced indicator LED for ports 4-7. This pin will be active low when LED support is enabled via EEPROM or SMBus.	
LED_B_N[3] /	I/O12	Enhanced Indicator Port LED for port 3	
		This pin will be active low when LED support is enabled via EEPROM or SMBus.	
GANG_EN		Ganged Power and Over-current strap option	
		This signal selects between ganged or individual port power and over-current sensing. If this strap is enabled by package and configuration settings (see Table 8.1, "Hub Configuration Options"), this pin will be sampled at RESET_N negation to determine the mode as follows:	
		'0' = Individual sensing and switching, LED_B_N[3] is active high.	
		'1' = Ganged sensing and switching, LED_B_N[3] is active low.	



Table 5.2 USB251x Pin Descriptions (continued)

SYMBOL	BUFFER TYPE	DESCRIPTION		
DOWNSTREAM USB 2.0 INTERFACES (continued)				
LED_B_N[2:1] /	I/O12	Enhanced Indicator Port LED for ports 1 and 2		
		Enhanced indicator LED for ports 1 and 2. This pin will be active low when LED support is enabled via EEPROM or SMBus.		
BOOST[1:0]		If this strap option is enabled by package and configuration settings (see Table 8.1, "Hub Configuration Options"), this pin will be sampled at RESET_N negation to determine if all PHY ports (upstream and downstream) operate at a normal or boosted electrical level. Also, the active state of the LEDs will be determined as follows:		
		See Section 8.2.1.27, "Register F6h: Boost_Up," on page 45 and Section 8.2.1.29, "Register F8h: Boost_4:0," on page 46 for more information.		
		BOOST[1:0] = BOOST_IOUT[1:0]		
		BOOST[1:0] = '00', LED_B_N[2] is active high, LED_B_N[1] is active high.		
		BOOST[1:0] = '01', LED_B_N[2] is active high, LED_B_N[1] is active low.		
		BOOST[1:0] = '10', LED_B_N[2] is active low, LED_B_N[1] is active high.		
		BOOST[1:0] = '11', LED_B_N[2] is active low, LED_B_N[1] is active low.		
PRTPWR_POL	IPU	Port Power Polarity Strapping		
		Port Power Polarity strapping determination for the active signal polarity of the [x:1]PRTPWR pins.		
		While RESET_N is asserted, the logic state of this pin will (through the use of internal combinatorial logic) determine the active state of the PRTPWR pins in order to ensure that downstream port power is not inadvertently enabled to inactive ports during a hardware reset.		
		When RESET_N is negated, the logic value will be latched internally, and will retain the active signal polarity for the PRTPWR[x:1] pins.		
		'1' = PRTPWR[x:1]_P/N pins have an active 'high' polarity '0' = PRTPWR[x:1]_P/N pins have an active 'low' polarity		
		Warning: Active low port power controllers may glitch the downstream port power when the system power is first applied. Care should be taken when designing with active low components.		
		When PRTPWR_POL is not an available pin on the package, the hub will only support active high power controllers.		
OCS_N[x:1]	IPU	Over-Current Sense		
		Input from external current monitor indicating an over-current condition.		
RBIAS	I-R	USB Transceiver Bias		
		A 12.0 k Ω (+/- 1%) resistor is attached from ground to this pin to set the transceiver's internal bias settings.		



Table 5.2 USB251x Pin Descriptions (continued)

SYMBOL	BUFFER TYPE	DESCRIPTION		
	SERIAL PORT INTERFACES			
SDA /	I/OSD12	Serial Data signal (SDA)		
SMBDATA /		Server Message Block Data signal (SMBDATA)		
NON_REM[1]		Non-removable Port Strap Option		
		If this strap is enabled by package and configuration settings (see Table 8.1), this pin will be sampled (in conjunction with LOCAL_PWR / SUSP_IND / NON_REM[0]) at RESET_N negation to determine if ports [7:1] contain permanently attached (non-removable) devices:		
		NON_REM[1:0] = '00', All ports are removable.		
		NON_REM[1:0] = '01', Port 1 is non-removable.		
		NON_REM[1:0] = '10', Ports 1 & 2 are non-removable.		
		NON_REM[1:0] = '11', When available, ports 1 2 & 3 are non-removable.		
RESET_N	IS	RESET Input		
		The system can reset the chip by driving this input low. The minimum active low pulse is 1 $\ensuremath{\mu s}$.		
SCL /	I/OSD12	Serial Clock (SCL)		
SMBCLK /		System Management Bus Clock (SMBCLK)		
CFG_SEL[0]		Configuration Select: The logic state of this multifunction pin is internally latched on the rising edge of RESET_N (RESET_N negation), and will determine the hub configuration method as described in Table 8.1, "Hub Configuration Options".		
HS_IND /	I/O12	Hi-Speed Upstream Port Indicator		
		HS_IND: Hi-speed Indicator for upstream port connection speed.		
		The active state of the LED will be determined as follows:		
		CFG_SEL[1] = '0', HS_IND is active high,		
		CFG_SEL[1] = '1', HS_IND is active low,		
		'Asserted' = the hub is connected at HS 'Negated' = the hub is connected at FS		
CFG_SEL[1]		Configuration Programming Select		
		CFG_SEL[1]: The logic state of this pin is internally latched on the rising edge of RESET_N (RESET_N negation), and will determine the hub configuration method as described in Table 8.1, "Hub Configuration Options".		
CFG_SEL[2]	I	Configuration Programming Select		
		The logic state of this pin is internally latched on the rising edge of RESET_N (RESET_N negation), and will determine the hub configuration method as described in Table 8.1, "Hub Configuration Options". When the CFG_SEL[2] pin is unavailable, then the logic is internally tied to '0'.		