

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











USB334x

Enhanced Single Supply Hi-Speed USB ULPI Transceiver





PRODUCT FEATURES

Datasheet

- USB-IF Battery Charging 1.2 Specification Compliant
- Link Power Management (LPM) Specification Compliant
- Integrated ESD protection circuits
 - Up to ±25kV IEC Air Discharge without external devices
- Over-Voltage Protection circuit (OVP) protects the VBUS pin from continuous DC voltages up to 30V
- Integrated USB Switch (USB3341, USB3346, and USB3347)
 - Allows single USB port of connection by providing switching function for:
 - Battery charging
 - Stereo and mono/mic audio
 - USB Full-Speed/Low-Speed data
- SMSC RapidCharge Anywhere™ Provides:
 - 3-times the charging current through a USB port over traditional solutions
 - USB-IF Battery Charging 1.2 compliance to any portable device
 - Charging current up to 1.5Amps via compatible USB host or dedicated charger
 - Dedicated Charging Port (DCP), Charging (CDP)
 & Standard (SDP) Downstream Port support
- flexPWR[®] Technology
 - Extremely low current design ideal for battery powered applications
 - "Sleep" mode tri-states all ULPI pins and places the part in a low current state
 - 1.8V to 3.3V IO Voltage (USB3343)
- Single Power Supply Operation
 - Integrated 1.8V regulator
 - Integrated 3.3V regulator
 - 100mV dropout voltage
- PHYBoost
 - Programmable USB transceiver drive strength for recovering signal integrity
- VariSense™
 - Programmable USB receiver sensitivity
- "Wrapper-less" design for optimal timing performance and design ease
 - Low Latency Hi-Speed Receiver (43 Hi-Speed clocks Max) allows use of legacy UTMI Links with a ULPI bridge

- External Reference Clock operation available
 - ULPI Clock Input Mode (60MHz sourced by Link)
 - 0 to 3.6V input drive tolerant
 - Able to accept "noisy" clock sources as reference to internal, low-jitter PLL
 - Crystal support available (USB3343)
- Smart detection circuits allow identification of USB charger, headset, or data cable insertion
- Includes full support for the optional On-The-Go (OTG) protocol detailed in the On-The-Go Supplement Revision 2.0 specification
- Supports the OTG Host Negotiation Protocol (HNP) and Session Request Protocol (SRP)
- UART mode for non-USB serial data transfers
- Internal 5V cable short-circuit protection of ID, DP and DM lines to VBUS or ground
- Industrial Operating Temperature -40°C to +85°C
- 24 pin, QFN lead-free RoHS Compliant package (4 x 4 x 0.90 mm height)

Applications

The USB334x is the solution of choice for any application where a Hi-Speed USB connection is desired and when board space, power, and interface pins must be minimized

- Cell Phones
- PDAs
- MP3 Players
- GPS Personal Navigation
- Scanners
- External Hard Drives
- Digital Still and Video Cameras
- Portable Media Players
- Entertainment Devices
- Printers
- Set Top Boxes
- Video Record/Playback Systems
- IP and Video Phones
- Gaming Consoles

Order Number(s):

ORDER NUMBER	REFCLK FREQUENCY (Note 0.1)	PACKAGE TYPE	REEL SIZE
USB3341-CP-TR	26MHz (oscillator only)		
USB3343-CP-TR	26MHz (oscillator or crystal)	24 Pin, QFN Lead-Free RoHS Compliant Package (tape and reel)	4,000 pieces
USB3346-CP-TR	19.2MHz (oscillator only)	compliant i donage (ape and reel)	
USB3347-CP-TR	27MHz (oscillator only)		

Note 0.1 All versions support ULPI Clock In Mode (60MHz input at REFCLK)

This product meets the halogen maximum concentration values per IEC61249-2-21 For RoHS compliance and environmental information, please visit www.smsc.com/rohs

Please contact your SMSC sales representative for additional documentation related to this product such as application notes, anomaly sheets, and design guidelines.

Copyright © 2013 SMSC or its subsidiaries. All rights reserved.

Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office to obtain the latest specifications before placing your product order. The provision of this information does not convey to the purchaser of the described semiconductor devices any licenses under any patent rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are available upon request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC's website at http://www.smsc.com. SMSC is a registered trademark of Standard Microsystems Corporation ("SMSC"). Product names and company names are the trademarks of their respective holders.

The Microchip name and logo, and the Microchip logo are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

0.1 Reference Documents

UTMI+ Low Pin Interface (ULPI) Specification, Revision 1.1

Universal Serial Bus Specification, Revision 2.0

On-The-Go Supplement to the USB2.0 Specification, Revision 1.3

On-The-Go Supplement to the USB2.0 Specification, Revision 2.0

USB Battery Charging Specification, Revision 1.2

Table of Contents

0.1	Refere	ence Documents	3
Chaj	pter 1	General Description	8
Chaj	oter 2	USB334x Pin Locations and Definitions	11
2.1	USB3	34x Pin Locations and Descriptions	11
	2.1.1	USB3341, USB3346, and USB3347 Pin Diagram and Pin Definitions	11
	2.1.2	USB3343 Diagram and Pin Definitions	14
Chai	oter 3	Limiting Values	17
3.1		ute Maximum Ratings	
3.2		mmended Operating Conditions	
Char	otor 1	Electrical Characteristics	10
4.1			
4.1		ating Current	
4.3		Interface Timing	
4.4		I IO Pins	
4.5		haracteristics: Analog I/O Pins	
4.6		mic Characteristics: Analog I/O Pins	
4.7		S Electrical Characteristics	
4.8		ectrical Characteristics	
4.9		Audio Switch Characteristics	
4.10		Charger Detection Characteristics	
4.11		lator Output Voltages and Capacitor Requirement	
4.12		electric Resonator for Internal Oscillator	
4.13		and Latch-Up Performance	
Chai	oter 5	Architecture Overview	20
5.1	L	Digital Operation and Interface	
5.2		2.0 Hi-Speed Transceiver	
J.Z	5.2.1	USB Transceiver	
	5.2.2	Termination Resistors	
5.3	· · - · -	Generator	
5.4		al Reference Support (USB3343 only)	
5.5		rated Low Jitter PLL	
	5.5.1	REFCLK Frequency Selection	
	5.5.2	REFCLK Amplitude	
	5.5.3	REFCLK Jitter	
	5.5.4	REFCLK Enable/Disable	
5.6	Intern	al Regulators and POR	
	5.6.1	Integrated Low Dropout Regulators	
	5.6.2	Power On Reset (POR)	
	5.6.3	Recommended Power Supply Sequence	
	5.6.4	Start-Up	37
5.7	USB (On-The-Go (OTG)	38
	5.7.1	ID Resistor Detection	
	5.7.2	VBUS Monitoring and VBUS Pulsing	
	5.7.3	Driving External VBUS	
5.8		UART Support	
5.9		Charger Detection Support	
	5.9.1	Active Analog Charger Detection (USB-IF Battery Charging 1.2)	45

	5.9.2 Resistive Charger Detection	47
5.10	USB Audio Support (USB3341 and USB3346)	47
Char	Acre (III DI Omenetion	40
	oter 6 ULPI Operation	
6.1	ULPI Introduction	
6.2	6.1.2 ULPI Interface Timing in Synchronous Mode	
0.2	6.2.1 Transmit Command Byte (TX CMD)	
	6.2.2 ULPI Register Write	
	6.2.3 ULPI Register Read.	
6.3	USB334x Receiver	
0.5	6.3.1 ULPI Receive Command (RX CMD)	
	6.3.2 USB Receiver	
6.4	USB334x Transmitter	
0.4	6.4.1 USB334x Host Features	
	6.4.2 Typical USB Transmit with ULPI	
6.5	Low Power Mode	
0.0	6.5.1 Entering Low Power/Suspend Mode	
	6.5.2 Exiting Low Power Mode	
	6.5.3 Link Power Management (LPM)	
	6.5.4 Interface Protection	
	6.5.5 Minimizing Current in Low Power Mode	
6.6	Full Speed/Low Speed Serial Modes	
6.7	Carkit Mode	
	6.7.1 Entering USB UART Mode	
	6.7.2 USB Audio Mode (USB3341 and USB3346)	
6.8	RID Converter Operation	
	6.8.1 Headset Audio Mode	68
	4 H HIDID '4 M	7.0
	oter 7 ULPI Register Map	
7.1	ULPI Register Array	
	7.1.1 ULPI Register Set	
	7.1.2 Carkit Control Registers	
	7.1.3 Vendor Register Access	79
Char	oter 8 Application Notes	83
8.1	Application Diagram	83
8.2	USB Charger Detection	
8.3	Reference Designs	
8.4	ESD Performance	
	8.4.1 Human Body Model (HBM) Performance	
	8.4.2 EN/IEC 61000-4-2 Performance	
Cha	oter 9 Package Outline	88
<u> </u>		
Una	ter 10 Datasheet Revision History	92

List of Figures

Figure 1.1	Block Diagram (USB3341, USB3346, and USB3347)	. 9
Figure 1.2	Block Diagram (USB3343)	
Figure 2.1	USB3341, USB3346, and USB3347 Pin Locations - Top View	11
Figure 2.2	USB3343 Pin Locations - Top View	14
Figure 5.1	USB334x System Diagram (USB3341, USB3346, and USB3347)	29
Figure 5.2	USB334x System Diagram (USB3343)	30
Figure 5.1	Configuring the USB334x for ULPI Clock Input Mode (60 MHz)	34
Figure 5.2	Configuring the USB334x for ULPI Clock Output Mode	35
Figure 5.3	Example of Circuit Used to Shift a Reference Clock Common-mode Voltage Level	35
	ULPI Start-up Timing	
Figure 5.5	USB334x ID Resistor Detection Circuitry	39
Figure 5.6	USB334x OTG VBUS Block	41
Figure 5.7	USB Charger Detection Block Diagram	45
Figure 6.1	ULPI Digital Block Diagram	48
Figure 6.2	ULPI Single Data Rate Timing Diagram in Synchronous Mode	50
	ULPI Register Write in Synchronous Mode	
Figure 6.4	ULPI Extended Register Write in Synchronous Mode	53
Figure 6.5	ULPI Register Read in Synchronous Mode	53
Figure 6.6	ULPI Extended Register Read in Synchronous Mode	54
Figure 6.7	ULPI RXCMD Timing	55
Figure 6.8	ULPI Receive in Synchronous Mode	58
	ULPI Transmit in Synchronous Mode	
	LPM Token Transmit	
	Entering Low Power Mode from Synchronous Mode	
	Exiting Low Power Mode	
	USB3341, USB3346, and USB3347 Application Diagram (Device configured for ULPI Clock	(
	Output Mode) 84	
	USB3343 Application Diagram (Device configured for ULPI Clock Output Mode)	
Figure 8.3	USB3341, USB3346, and USB3347 Application Diagram (Host or OTG configured for ULPI	
	Clock Input mode) 86	
	24-pin QFN, 4x4mm Body, 0.5mm Pitch	
	24QFN, 4x4 Tape and Reel	
•	24QFN, 4x4 Reel Dimensions	
Figure 9.4	24QFN, 4x4 Package Marking	91

List of Tables

Table 2.1	USB3341, USB3346, and USB3347 Pin Descriptions	11
Table 2.2	USB3343 Pin Descriptions	14
Table 3.1	Absolute Maximum Ratings	17
Table 3.2	Recommended Operating Conditions	17
Table 4.1	Operating Current (USB3341, USB3346, and USB3347)	19
Table 4.2	Operating Current (USB3343)	19
Table 4.3	Clock Specifications	20
Table 4.4	ULPI Interface Timing	
Table 4.5	Digital IO Characteristics: RESETB, STP, DIR, NXT, DATA[7:0], and REFCLK Pins	21
Table 4.6	DC Characteristics: Analog I/O Pins (DP/DM)	22
Table 4.7	Dynamic Characteristics: Analog I/O Pins (DP/DM)	24
Table 4.8	VBUS Electrical Characteristics	
Table 4.9	ID Electrical Characteristics	25
	USB Audio Switch Characteristics	
	USB Charger Detection Characteristics	
Table 4.12	Regulator Output Voltages and Capacitor Requirement	26
Table 4.13	USB334x Quartz Crystal Specifications	27
Table 4.14		
Table 5.1	DP/DM Termination vs. Signaling Mode	
Table 5.2	Operating Mode vs. Power Supply Configuration	
Table 5.3	Valid Values of ID Resistance to Ground	40
Table 5.4	IdGnd and IdFloat vs. ID Resistance to Ground	
Table 5.5	External VBUS Indicator Logic	
Table 5.6	Required RVBUS Resistor Value	
Table 5.7	USB Charger Setting vs. Modes	
Table 5.8	USB Weak Pull-up Enable	
Table 6.1	ULPI Interface Signals	
Table 6.2	ULPI TX CMD Byte Encoding	
Table 6.3	ULPI RX CMD Encoding.	
Table 6.4	USB Linestate Decoding in FS and LS Mode	
Table 6.5	USB Linestate Decoding in HS Mode	
Table 6.6	USB Linestate Decoding in HS Chirp Mode	
Table 6.7	Interface Signal Mapping During Low Power Mode	
Table 6.8	Pin Definitions in 3 pin Serial Mode	
Table 6.9	Pin Definitions in 6 pin Serial Mode	
	Pin Definitions in Carkit Mode	
	ULPI Register Programming Example to Enter UART Mode	
	ULPI Register Programming Example to Enter Audio Mode	
	Pin Definitions in Headset Audio Mode	
Table 7.1	ULPI Register Map	
Table 8.1	Component Values in Application Diagrams	
Table 8.2	Capacitance Values at VBUS of USB Connector	
Table 10.1	Customer Revision History	92

Chapter 1 General Description

SMSC's USB334x is a family of Hi-Speed USB 2.0 Transceivers that provide a physical layer (PHY) solution well-suited for portable electronic devices. Both commercial and industrial temperature applications are supported.

Each model in the USB334x family may use a 60MHz reference clock or the model-number specific reference clock shown on page 2.

Several advanced features make the USB334x the transceiver of choice by reducing both eBOM part count and printed circuit board (PCB) area. Outstanding ESD robustness eliminates the need for external ESD protection devices in typical applications. The internal Over-Voltage Protection circuit (OVP) protects the USB334x from voltages up to 30V on the **VBUS** pin. By using a reference clock from the Link, the USB334x removes the cost of a dedicated crystal reference from the design. The USB334x includes integrated 3.3V and 1.8V regulators, making it possible to operate the device from a single power supply.

The USB334x is optimized for use in portable applications where a low operating current and standby currents are essential. The USB334x operates from a single supply and includes integrated regulators for its supplies. The USB334x also supports the USB Link Power Management protocol (LPM) to further reduce USB operating currents.

The USB334x family is enabled with SMSC's RapidCharge AnywhereTM which supports USB-IF Battery Charging 1.2 for any portable device. RapidCharge AnywhereTM provides three times the charging current through a USB port over traditional solutions which translate up to 1.5Amps via compatible USB host or dedicated charger. In addition, this provides a complete USB charging ecosystem between device and host ports such as Dedicated Charging Port (DCP), Charging (CDP) and Standard (SDP) Downstream Ports. Section 5.9 describes this is further detail.

The USB334x meets all of the electrical requirements for a Hi-Speed USB Host, Device, or an On-the-Go (OTG) transceiver. In addition to the supporting USB signaling, the USB334x also provides USB UART mode and, in versions with the integrated USB switch, USB Audio mode.

USB334x uses the industry standard UTMI+ Low Pin Interface (ULPI) to connect the USB transceiver to the Link. ULPI uses a method of in-band signaling and status byte transfers between the Link and PHY to facilitate a USB session with only twelve pins.

The USB334x uses SMSC's "wrapper-less" technology to implement the ULPI interface. This "wrapper-less" technology allows the PHY to achieve a low latency transmit and receive time. SMSC's low latency transceiver allows an existing UTMI Link to be reused by adding a UTMI to ULPI bridge. By adding a bridge to the ASIC the existing and proven UTMI Link IP can be reused.

Versions of the USB334x with the integrated USB switch enable a single USB port of connection.




Figure 1.1 Block Diagram (USB3341, USB3346, and USB3347)

In USB audio mode, a switch connects the **DP** pin to the **SPK_R** pin, and another switch connects he **DM** pin to the **SPK_L** pin. These switches are shown in the lower left-hand corner of .The USB334x can be configured to enter USB audio mode as described in Section 6.7.2. In addition, these switches are on when the **RESETB** pin of the USB334x is asserted. The USB audio mode enables audio signaling from a single USB port of connection, and the switches may also be used to connect Full Speed USB from another transceiver to the USB connector.




Figure 1.2 Block Diagram (USB3343)

The USB334x includes an integrated 3.3V LDO regulator that is used to generate 3.3V from power applied to the **VBAT** pin. The voltage on the **VBAT** pin can range from 3.0 to 5.5V. The regulator dropout voltage is less than 100mV which allows the PHY to continue USB signaling when the voltage on **VBAT** drops to 3.0V. The USB transceiver will continue to operate at lower voltages, although some parameters may be outside the limits of the USB specifications. The **VBAT** and **VDD33** pins should *never* be connected together.

In USB UART mode, the USB334x **DP** and **DM** pins are redefined to enable pass-through of asynchronous serial data. The USB334x will enter UART mode when programmed, as described in Section 6.7.1.

Chapter 2 USB334x Pin Locations and Definitions

2.1 USB334x Pin Locations and Descriptions

2.1.1 USB3341, USB3346, and USB3347 Pin Diagram and Pin Definitions

The illustration below is viewed from the top of the package.




Figure 2.1 USB3341, USB3346, and USB3347 Pin Locations - Top View

The following table details the pin definitions for the figure above.

Table 2.1 USB3341, USB3346, and USB3347 Pin Descriptions

PIN	NAME	DIRECTION/ TYPE	ACTIVE LEVEL	DESCRIPTION
1	CLKOUT	Output, CMOS	N/A	ULPI Clock Output Mode: 60MHz ULPI Clock Outputput. All ULPI signals are driven synchronous to the rising edge of this clock. ULPI Clock Input Mode: Connect this pin to VDD18 to configure 60MHz ULPI Clock Input mode as described in Section 5.5.1.
2	NXT	Output, CMOS	High	The PHY asserts NXT to throttle the data. When the Link is sending data to the PHY, NXT indicates when the current byte has been accepted by the PHY.
3	DATA[0]	I/O, CMOS	N/A	ULPI bi-directional data bus. DATA[0] is the LSB.

Table 2.1 USB3341, USB3346, and USB3347 Pin Descriptions (continued)

PIN	NAME	DIRECTION/ TYPE	ACTIVE LEVEL	DESCRIPTION
4	DATA[1]	I/O, CMOS	N/A	ULPI bi-directional data bus.
5	DATA[2]	I/O, CMOS	N/A	ULPI bi-directional data bus.
6	DATA[3]	I/O, CMOS	N/A	ULPI bi-directional data bus.
7	DATA[4]	I/O, CMOS	N/A	ULPI bi-directional data bus.
8	DATA[5]	I/O, CMOS	N/A	ULPI bi-directional data bus.
9	DATA[6]	I/O, CMOS	N/A	ULPI bi-directional data bus.
10	DATA[7]	I/O, CMOS	N/A	ULPI bi-directional data bus. DATA[7] is the MSB.
11	SPK_L	I/O, Analog	N/A	USB switch in/out for DM signals.
12	SPK_R	I/O, Analog	N/A	USB switch in/out for DP signals.
13	DP	I/O, Analog	N/A	D+ pin of the USB cable.
14	DM	I/O, Analog	N/A	D- pin of the USB cable.
15	VDD33	Power	N/A	3.3V Regulator Output. A 1.0uF (<1 ohm ESR) bypass capacitor to ground is required for regulator stability. The bypass capacitor should be placed as close as possible to the USB334x.
16	VBAT	Power	N/A	Regulator input. The regulator supply can be from 5.5V to 3.0V.
17	VBUS	I/O, Analog	N/A	This pin is used for the VBUS comparator inputs and for VBUS pulsing during session request protocol. An external resistor, R _{VBUS} , is required between this pin and the USB connector.
18	ID	Input, Analog	N/A	For device applications the ID pin is connected to VDD33 . For Host applications ID is grounded. For OTG applications the ID pin is connected to the USB connector.
19	RBIAS	Analog, CMOS	N/A	Bias Resistor pin. This pin requires an $8.06k\Omega$ (±1%) resistor to ground, placed as close as possible to the USB334x. Nominal voltage during ULPI operation is 0.8V.
20	REFCLK	Input, CMOS	N/A	ULPI Clock Output Mode: Model-specific reference clock pin. See on page 2. ULPI Clock Input Mode: 60MHz ULPI Clock Input.

Table 2.1 USB3341, USB3346, and USB3347 Pin Descriptions (continued)

PIN	NAME	DIRECTION/ TYPE	ACTIVE LEVEL	DESCRIPTION
21	RESETB	Input, CMOS,	Low	When low, the part is suspended and the 3.3V and 1.8V regulators are disabled. When high, the USB334x will operate as a normal ULPI device, as described in Section 5.6.2. The state of this pin may be changed asynchronously to the clock signals. When asserted for a minimum of 1 microsecond and then de-asserted, the ULPI registers are reset to their default state and all internal state machines are reset.
22	VDD18	Power	N/A	1.8V Regulator Output. A 1.0uF (<1 ohm ESR) bypass capacitor to ground is required for regulator stability. The bypass capacitor should be placed as close as possible to the USB334x.
23	STP	Input, CMOS	High	The Link asserts STP for one clock cycle to stop the data stream currently on the bus. If the Link is sending data to the PHY, STP indicates the last byte of data was on the bus in the previous cycle.
24	DIR	Output, CMOS	N/A	Controls the direction of the data bus. When the PHY has data to transfer to the Link, it drives DIR high to take ownership of the bus. When the PHY has no data to transfer it drives DIR low and monitors the bus for commands from the Link.
FLAG	GND	Ground	N/A	Ground.

2.1.2 USB3343 Diagram and Pin Definitions

The illustration below is viewed from the top of the package.




Figure 2.2 USB3343 Pin Locations - Top View

The following table details the pin definitions for the figure above.

Table 2.2 USB3343 Pin Descriptions

PIN	NAME	DIRECTION/ TYPE	ACTIVE LEVEL	DESCRIPTION
1	DIR	Output, CMOS	N/A	Controls the direction of the data bus. When the PHY has data to transfer to the Link, it drives DIR high to take ownership of the bus. When the PHY has no data to transfer it drives DIR low and monitors the bus for commands from the Link.
2	CLKOUT	Output, CMOS	N/A	ULPI Clock Out Mode: 60MHz ULPI clock output. All ULPI signals are driven synchronous to the rising edge of this clock. ULPI Clock In Mode: Connect this pin to VDDIO to configure 60MHz ULPI Clock IN mode as described in Section 5.5.1.
3	NXT	Output, CMOS	High	The PHY asserts NXT to throttle the data. When the Link is sending data to the PHY, NXT indicates when the current byte has been accepted by the PHY.
4	DATA[0]	I/O, CMOS	N/A	ULPI bi-directional data bus. DATA[0] is the LSB.
5	DATA[1]	I/O, CMOS	N/A	ULPI bi-directional data bus.

Table 2.2 USB3343 Pin Descriptions (continued)

PIN	NAME	DIRECTION/ TYPE	ACTIVE LEVEL	DESCRIPTION		
6	DATA[2]	I/O, CMOS	N/A	ULPI bi-directional data bus.		
7	DATA[3]	I/O, CMOS	N/A	ULPI bi-directional data bus.		
8	DATA[4]	I/O, CMOS	N/A	ULPI bi-directional data bus.		
9	VDDIO	Power	N/A	ULPI interface supply voltage. When RESETB is low and VDDIO is powered on, ULPI pins will tri-state.		
10	DATA[5]	I/O, CMOS	N/A	ULPI bi-directional data bus.		
11	DATA[6]	I/O, CMOS	N/A	ULPI bi-directional data bus.		
12	DATA[7]	I/O, CMOS	N/A	ULPI bi-directional data bus. DATA[7] is the MSB.		
13	DP	I/O, Analog	N/A	D+ pin of the USB cable.		
14	DM	I/O, Analog	N/A	D- pin of the USB cable.		
15	VDD33	Power	N/A	3.3V Regulator Output. A 1.0uF (<1 ohm ESR) bypass capacitor to ground is required for regulator stability. The bypass capacitor should be placed as close as possible to the USB334x.		
16	VBAT	Power	N/A	Regulator input. The regulator supply can be from 5.5V to 3.0V.		
17	VBUS	I/O, Analog	N/A	This pin is used for the VBUS comparator inputs and for VBUS pulsing during session request protocol. An external resistor, R _{VBUS} , is required between this pin and the USB connector.		
18	ID	Input, Analog	N/A	For device applications the ID pin is connected to VDD33 . For Host applications ID is grounded. For OTG applications the ID pin is connected to the USB connector.		
19	RBIAS	Analog, CMOS	N/A	Bias Resistor pin. This pin requires an $8.06k\Omega$ ($\pm 1\%$) resistor to ground, placed as close as possible to the USB334x. Nominal voltage during ULPI operation is 0.8V.		
20	хо	Output, CMOS	N/A	Crystal pin. If using an external clock on REFCLK / XI, this pin should be floated.		
21	REFCLK/XI	Input, CMOS	N/A	ULPI Clock Out Mode: Model-specific reference clock or XI (crystal in) pin. See on page 2. ULPI Clock In Mode: 60MHz ULPI clock input.		

Table 2.2 USB3343 Pin Descriptions (continued)

PIN	NAME	DIRECTION/ TYPE	ACTIVE LEVEL	DESCRIPTION
22	RESETB	Input, CMOS,	Low	When low, the part is suspended and the 3.3V and 1.8V regulators are disabled. When high, the USB334x will operate as a normal ULPI device, as described in Section 5.6.2. The state of this pin may be changed asynchronously to the clock signals. When asserted for a minimum of 1 microsecond and then de-asserted, the ULPI registers are reset to their default state and all internal state machines are reset.
23	VDD18	Power	N/A	1.8V Regulator Output. A 1.0uF (<1 ohm ESR) bypass capacitor to ground is required for regulator stability. The bypass capacitor should be placed as close as possible to the USB334x.
24	STP	Input, CMOS	High	The Link asserts STP for one clock cycle to stop the data stream currently on the bus. If the Link is sending data to the PHY, STP indicates the last byte of data was on the bus in the previous cycle.
FLAG	GND	Ground	N/A	Ground.

Chapter 3 Limiting Values

3.1 Absolute Maximum Ratings

Table 3.1 Absolute Maximum Ratings

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
VBUS, VBAT, ID, DP, DM, SPK_L, and SPK_R voltage to GND	V _{MAX_5V}	Voltage measured at pin. VBUS tolerant to 30V with external R _{VBUS} .	-0.5		+6.0	V
Maximum VDD18 voltage to Ground	V _{MAX_18V}		-0.5		2.5	V
Maximum VDD33 voltage to Ground	V _{MAX_33V}		-0.5		4.0	V
Maximum VDDIO voltage to Ground (USB3343)	V _{MAX_IOV}		-0.5		4.0	V
Maximum I/O voltage to Ground (USB3341, USB3346, and USB3347)	V _{MAX_IN}		-0.5		2.5	V
Maximum I/O voltage to Ground (USB3343)	V _{MAX_IN}		-0.5		V _{DDIO} + 0.7	
Operating Temperature	T _{MAX_OP}		-40		85	С
Storage Temperature	T _{MAX_STG}		-55		150	С

Note: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

3.2 Recommended Operating Conditions

Table 3.2 Recommended Operating Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
VBAT to GND	V _{BAT}		3.0		5.5	٧
VDD33 to GND	V _{DD33}		3.0	3.3	3.6	٧
VDD18 to GND	V _{DD18}		1.6	1.8	2.0	V
VDDIO to GND	V _{DDIO}		1.6	1.8-3.3	3.6	V
Input Voltage on Digital Pins (RESETB, STP, DIR, NXT, DATA[7:0]) (USB3341, USB3346, and USB3347)	V _I		0.0		V _{DD18}	V

Table 3.2 Recommended Operating Conditions (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage on Digital Pins (RESETB, STP, DIR, NXT, DATA[7:0]) (USB3343)	V _I		0.0		V _{DDIO}	٧
Voltage on Analog I/O Pins (DP, DM, ID, SPK_L, SPK_R)	V _{I(I/O)}		0.0		V _{DD33}	V
VBUS to GND	V _{VMAX}		0.0		5.5	V
Ambient Temperature	T _A		-40		85	С

Chapter 4 Electrical Characteristics

The following conditions are assumed unless otherwise specified:

 V_{DD33} = 3.0 to 3.6V; VDD18 = 1.6 to 2.0V; V_{SS} = 0V; T_A = -40C to +85C

4.1 Operating Current

Table 4.1 Operating Current (USB3341, USB3346, and USB3347)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Synchronous Mode Current (Default Configuration)	I _{VBAT(SYNC)}	USB Idle	22	23	25	mA
Synchronous Mode Current (HS USB operation)	I _{VBAT(HS)}	Active USB Transfer	38	40	52	mA
Synchronous Mode Current (FS/LS USB operation)	I _{VBAT(FS)}	Active USB Transfer	29	34	43	mA
Serial Mode Current (FS/LS USB) Note 4.1	I _{VBAT(FS_S)}		6	8	9	mA
USB UART Current Note 4.1	I _{VBAT(UART)}		6	8	9	mA
USB Audio Mode Note 4.2	I _{VBAT(AUDIO)}	V _{VBAT} = 4.2V	63	71	117	uA
Low Power Mode Note 4.2	I _{VBAT} (SUSPEND)	V _{VBAT} = 4.2V	29	36	81	uA
RESET Mode	I _{VBAT(RSTB)}	RESETB = 0 V _{VBAT} = 4.2V	0	1	11	uA

Table 4.2 Operating Current (USB3343)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Synchronous Mode Current (Default Configuration)	I _{VBAT(SYNC)}	USB Idle	18	22	24	mA
(Belaut Corniguration)	I _{VIO(SYNC)}		1	2	5	mA
Synchronous Mode Current (HS USB operation)	I _{VBAT(HS)}	Active USB Transfer	33	35	37	mA
(No dob operation)	I _{VIO(HS)}		5	6	14	mA
Synchronous Mode Current (FS/LS USB operation)	I _{VBAT(FS)}	Active USB Transfer	25	28.5	30	mA
(1 6/26 GOB operation)	I _{VIO(FS)}		4	5	13	mA
Serial Mode Current (FS/LS USB)	I _{VBAT(FS_S)}		7	8	9	mA
Note 4.1	I _{VIO(FS_S)}		0	0.1	0.7	mA
USB UART Current Note 4.1	I _{VBAT(UART)}		7	8	9	mA
NOTE T. I	I _{VIO(UART)}		0	0.1	0.7	mA

Table 4.2 Operating Current (USB3343) (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Low Power Mode Note 4.2	I _{VBAT(SUSPEND)}	V _{VBAT} = 4.2V V _{VDDIO} = 1.8V	29	32	83	uA
Note 4.3	I _{VIO(SUSPEND)}		0	0	2	uA
RESET Mode Note 4.3	I _{VBAT(RSTB)}	RESETB = 0 V _{VBAT} = 4.2V	0.1	1	12	uA
Note 4.5	I _{VIO(RSTB)}	VVBAT = 4.2V V _{VDDIO} = 1.8V	0	0	7	uA

Note 4.1 ClockSuspendM bit = 0.

Note 4.2 SessEnd, VbusVld, and IdFloat comparators disabled. STP Interface protection disabled.

Note 4.3 REFCLK is OFF

4.2 **Clock Specifications**

The model number for each frequency of REFCLK is provided in on page 2.

Table 4.3 Clock Specifications

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Suspend Recovery Time	T _{START}	LPM Enable = 0	1.0	1.1	1.2	ms
	T _{START_LPM}	LPM Enable = 1	125		150	uS
PHY Preparation Time 60MHz REFCLK	T _{PREP}	LPM Enable = 0	1.0	1.1	1.2	ms
OUNT IZ INCI OLIK	T _{PREP_LPM}	LPM Enable = 1	125		150	uS
CLKOUT Duty Cycle	DC _{CLKOUT}	ULPI Clock Input Mode	45		55	%
REFCLK Duty Cycle	DC _{REFCLK}		20		80	%
REFCLK Frequency Accuracy	F _{REFCLK}		-500		+500	PPM

Note: T_{START} and T_{PREP} are measured from the time when REFCLK and RESETB are both valid to when the USB334x de-asserts DIR.

Note: The USB334x uses the AutoResume feature, Section 6.4.1.4, to allow a host start-up time of

less than 1ms.

ULPI Interface Timing 4.3

Table 4.4 ULPI Interface Timing

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	
60MHz ULPI Output Clock Note 4.4						
Setup time (STP, data in)	T _{SC} , T _{SD}	Model-specific REFCLK	5.0		ns	
Hold time (STP, data in)	T _{HC} , T _{HD}	Model-specific REFCLK	0.0		ns	
Output delay (control out, 8-bit data out)	T _{DC} , T _{DD}	Model-specific REFCLK	1.5	6	ns	
60MHz ULPI Input Clock				•	•	

Table 4.4 ULPI Interface Timing (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
Setup time (STP, data in)	T _{SC} , T _{SD}	60MHz REFCLK	3		ns
Hold time (STP, data in)	T _{HC} , T _{HD}	60MHz REFCLK	0		ns
Output delay (control out, 8-bit data out)	T _{DC} , T _{DD}	60Mhz REFCLK	0.5	6.0	ns

Note: $C_{Load} = 10pF$.

Note 4.4 REFCLK does not need to be aligned in any way to the ULPI signals.

4.4 Digital IO Pins

Table 4.5 Digital IO Characteristics: RESETB, STP, DIR, NXT, DATA[7:0], and REFCLK Pins

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Low-Level Input Voltage (USB3341, USB3346, and USB3347)	V _{IL}		V _{SS}		0.4 * V _{DD18}	V
Low-Level Input Voltage (USB3343)	V _{IL}		V _{SS}		0.8	V
High-Level Input Voltage (USB3341, USB3346, and USB3347)	V _{IH}		0.68 * V _{DD18}		V _{DD18}	V
High-Level Input Voltage (USB3343)	V _{IH}		0.68 * V _{DDIO}		V _{DDIO}	V
High-Level Input Voltage REFCLK and RESETB (USB3341, USB3346, and USB3347)	V _{IH_REF}		0.68 * V _{DD18}		V _{DD33}	V
High-Level Input Voltage REFCLK and RESETB (USB3343)	V _{IH_REF}		0.68 * V _{DDIO}		V _{DD33}	V
Low-Level Output Voltage	V _{OL}	I _{OL} = 8mA			0.4	V
High-Level Output Voltage (USB3341, USB3346, and USB3347)	V _{OH}	I _{OH} = -8mA	V _{DD18} - 0.4			V
High-Level Output Voltage (USB3343)	V _{OH}	I _{OH} = -8mA	V _{DDIO} - 0.4			V
Output rise time	T _{IORISE}	C _{LOAD} = 10pF		1.19		nS
Output fall time	T _{IOFALL}	C _{LOAD} = 10pF		1.56		nS
Input Leakage Current	ILI				±10	uA
Pin Capacitance	Cpin				4	pF
STP pull-up resistance	R _{STP}	InterfaceProtectDisable = 0	55	67	80	kΩ
DATA[7:0] pull-down resistance	R _{DATA_PD}	ULPI Synchronous Mode	55	67	77	kΩ

Table 4.5 Digital IO Characteristics: RESETB, STP, DIR, NXT, DATA[7:0], and REFCLK Pins (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CLKOUT External Drive (USB3341, USB3346, and USB3347)	V _{IH_ED}	At start-up or following reset			0.4 * V _{DD18}	V
CLKOUT External Drive (USB3343)	V _{IH_ED}	At start-up or following reset			0.4 * V _{DDIO}	V

4.5 DC Characteristics: Analog I/O Pins

Table 4.6 DC Characteristics: Analog I/O Pins (DP/DM)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LS/FS FUNCTIONALITY						
Input levels						
Differential Receiver Input Sensitivity	V _{DIFS}	V(DP) - V(DM)	0.2			V
Differential Receiver Common-Mode Voltage	V _{CMFS}		0.8		2.5	V
Single-Ended Receiver Low Level Input Voltage	V _{ILSE}	Note 4.6			0.8	V
Single-Ended Receiver High Level Input Voltage	V _{IHSE}	Note 4.6	2.0			V
Single-Ended Receiver Hysteresis	V _{HYSSE}		0.050		0.150	V
Output Levels						
Low Level Output Voltage	V _{FSOL}	Pull-up resistor on DP; R _L = 1.5kΩ to V_{DD33}			0.3	٧
High Level Output Voltage	V _{FSOH}	Pull-down resistor on DP, DM; Note 4.6 R_L = 15kΩ to GND	2.8		3.6	V
Termination						
Driver Output Impedance for HS	Z _{HSDRV}	Steady state drive	40.5	45	49.5	Ω
Input Impedance	Z _{INP}	RX, RPU, RPD disabled	1.0			ΜΩ
Pull-up Resistor Impedance	R _{PU}	Bus Idle, Note 4.5	0.900	1.24	1.575	kΩ
Pull-up Resistor Impedance	R _{PU}	Device Receiving, Note 4.5	1.425	2.26	3.09	kΩ
Pull-dn Resistor Impedance	R _{PD}	Note 4.5	14.25	16.9	20	kΩ
HS FUNCTIONALITY						
Input levels						
HS Differential Input Sensitivity	V _{DIHS}	V(DP) - V(DM)	100			mV

Table 4.6 DC Characteristics: Analog I/O Pins (DP/DM) (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
HS Data Signaling Common Mode Voltage Range	V _{CMHS}		-50		500	mV
HS Squelch Detection Threshold (Differential)	V _{HSSQ}	VariSense[1:0] = 00b Note 4.7	100		150	mV
HS Disconnect Threshold	V _{HSDSC}		525		625	mV
Output Levels						
High Speed Low Level Output Voltage (DP/DM referenced to GND)	V _{HSOL}	45Ω load	-10		10	mV
High Speed High Level Output Voltage (DP/DM referenced to GND)	V _{HSOH}	45Ω load	360		440	mV
High Speed IDLE Level Output Voltage (DP/DM referenced to GND)	V _{OLHS}	45Ω load	-10		10	mV
Chirp-J Output Voltage (Differential)	V _{CHIRPJ}	HS termination resistor disabled, pull-up resistor connected. 45Ω load.	700		1100	mV
Chirp-K Output Voltage (Differential)	V _{CHIRPK}	HS termination resistor disabled, pull-up resistor connected. 45Ω load.	-900		-500	mV
Leakage Current						
OFF-State Leakage Current	I _{LZ}				±10	uA
Port Capacitance						
Transceiver Input Capacitance	C _{IN}	Pin to GND		5	10	pF

- Note 4.5 The resistor value follows the 27% Resistor ECN published by the USB-IF.
- Note 4.6 The values shown are valid when the *USB RegOutput* bits in the USB IO & Power Management register are set to the default value.
- Note 4.7 An automatic waiver up to 200mV is granted to accommodate system-level elements such as measurement/test fixtures, captive cables, EMI components, and ESD suppression. This parameter can be tuned using VariSense technology, as defined in Section 7.1.3.1of Chapter 7.

4.6 Dynamic Characteristics: Analog I/O Pins

Table 4.7 Dynamic Characteristics: Analog I/O Pins (DP/DM)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
FS Output Driver Timing						
FS Rise Time	T _{FR}	C _L = 50pF; 10 to 90% of V _{OH} - V _{OL}	4		20	ns
FS Fall Time	T _{FF}	$C_L = 50pF$; 10 to 90% of $ V_{OH} - V_{OL} $	4		20	ns
Output Signal Crossover Voltage	V _{CRS}	Excluding the first transition from IDLE state	1.3		2.0	V
Differential Rise/Fall Time Matching	T _{FRFM}	Excluding the first transition from IDLE state	90		111.1	%
LS Output Driver Timing						
LS Rise Time	T _{LR}	C _L = 50-600pF; 10 to 90% of V _{OH} - V _{OL}	75		300	ns
LS Fall Time	T _{LF}	C _L = 50-600pF; 10 to 90% of V _{OH} - V _{OL}	75		300	ns
Differential Rise/Fall Time Matching	T _{LRFM}	Excluding the first transition from IDLE state	80		125	%
HS Output Driver Timing						
Differential Rise Time	T _{HSR}		500			ps
Differential Fall Time	T _{HSF}		500			ps
Driver Waveform Requirements		Eye pattern of Template 1 in USB 2.0 specification				
High Speed Mode Timing						
Receiver Waveform Requirements		Eye pattern of Template 4 in USB 2.0 specification				
Data Source Jitter and Receiver Jitter Tolerance		Eye pattern of Template 4 in USB 2.0 specification				

4.7 VBUS Electrical Characteristics

Table 4.8 VBUS Electrical Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SessEnd trip point	V _{SessEnd}		0.2	0.5	0.8	V
SessVld trip point	V _{SessVld}		0.8	1.4	2.0	V
VbusVld trip point	V _{VbusVld}		4.4	4.58	4.75	V
VBUS Pull-Up	R _{VPU}	VBUS to VDD33 Note 4.8 (ChargeVbus = 1)	1.29	1.34	1.45	kΩ

Table 4.8 VBUS Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
VBUS Pull-down	R _{VPD}	VBUS to GND Note 4.8 (DisChargeVbus = 1)	1.55	1.7	1.85	kΩ
VBUS Impedance	R _{VB}	VBUS to GND	40	75	100	kΩ
A-Device Impedance to ground	R _{IdGnd}	Maximum Impedance to ground on ID pin			100	kΩ

Note 4.8 The R_{VPD} and R_{VPU} values include the required $1k\Omega$ external R_{VBUS} resistor.

4.8 ID Electrical Characteristics

Table 4.9 ID Electrical Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ID Ground Trip Point	V _{IdGnd}		0.4	0.7	0.9	V
ID Float Trip Point	V _{IdFloat}		1.6	2.2	2.5	٧
ID pull-up resistance	R _{ID}	IdPullup = 1	80	100	120	kΩ
ID weak pull-up resistance	R _{IDW}	IdPullup = 0	1			ΜΩ
ID pull-dn resistance	R _{IDPD}	IdGndDrv = 1			1000	Ω

4.9 USB Audio Switch Characteristics

Table 4.10 USB Audio Switch Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Minimum "ON" Resistance	R _{ON_Min}	0 < V _{switch} < V _{DD33}	2.7	5	5.8	Ω
Maximum "ON" Resistance	R _{ON_Max}	0 < V _{switch} < V _{DD33}	4.5	7	13	Ω
Minimum "OFF" Resistance	R _{OFF_Min}	0 < V _{switch} < V _{DD33}	1			ΜΩ

4.10 USB Charger Detection Characteristics

Table 4.11 USB Charger Detection Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Data Source Voltage	V _{DAT_SRC}	I _{DAT_SRC} < 250uA	0.5		0.7	٧
Data Detect Voltage	V _{DAT_REF}		0.25		0.4	٧
Data Source Current	I _{DAT_SRC}		250			uA
Data Sink Current	I _{DAT_SINK}		50		150	uA