



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



---

## USB 2.0 HSIC High-Speed Hub Controller Optimized for Portable Applications

---

### Features

- Integrated USB 2.0 Compatible 3-Port Hub.
- HSIC Upstream Port
- Advanced power saving features
  - 1  $\mu$ A Typical Standby Current
  - Port goes into power saving state when no devices are connected downstream
  - Port is shutdown when port is disabled.
  - Digital core shut down in Standby Mode
- Supports either Single-TT or Multi-TT configurations for Full-Speed and Low-Speed connections.
- Enhanced configuration options available through serial I<sup>2</sup>C Slave Port
  - VID/PID/DID
  - String Descriptors
  - Configuration options for Hub.
- Internal Default configuration option when serial I<sup>2</sup>C host not available.
- MultiTRAK™
  - Dedicated Transaction Translator per port.
- PortMap
  - Configurable port mapping and disable sequencing.
- PortSwap
  - Configurable differential intra-pair signal swapping.
- PHYBoost™
  - Programmable USB transceiver drive strength for recovering signal integrity
- VariSense™
  - Programmable USB receiver sensitivity
- flexPWR® Technology
  - Low current design ideal for battery powered applications
- Internal supply switching provides low power modes
- External 12, 19.2, 24, 25, 26, 27, 38.4, or 52 MHz clock input
- Internal 3.3V & 1.2V Voltage Regulators for single supply operation.
  - External VBAT and 1.8V dual supply input option
- Internal Short Circuit protection of USB differential signal pins.

- USB Port ESD Protection (**DP/DM**)
  - $\pm 15$ kV (air and contact discharge)
  - IEC 61000-4-2 level 4 ESD protection without external devices
- 25-pin WLCS (1.97mm x 1.97mm Wafer Level Chip Scale) Package - 0.4mm ball pitch
- 32-pin SQFN (5.0 mm x 5.0 mm) Package

### Applications

The USB3503 is targeted for applications where more than one USB port is required. As mobile devices add more features and the systems become more complex it is necessary to have more than one USB port to take communicate with the internal and peripheral devices.

- Mobile Phones
- Tablet Computers
- Ultra Mobile PCs
- Digital Still Cameras
- Digital Video Camcorders
- Gaming Consoles
- PDAs
- Portable Media Players
- GPS Personal Navigation Devices
- Media Players/Viewers

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at [docerrors@microchip.com](mailto:docerrors@microchip.com). We welcome your feedback.

### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

### Customer Notification System

Register on our web site at [www.microchip.com](http://www.microchip.com) to receive the most current information on all of our products.

## Table of Contents

|                                                                    |    |
|--------------------------------------------------------------------|----|
| 1.0 General Description .....                                      | 4  |
| 2.0 Acronyms and Definitions .....                                 | 6  |
| 3.0 USB3503 Pin Definitions .....                                  | 7  |
| 4.0 Modes of Operation .....                                       | 15 |
| 5.0 Configuration Options .....                                    | 19 |
| 6.0 Serial Slave Interface .....                                   | 36 |
| 7.0 USB Descriptors .....                                          | 39 |
| 8.0 Battery Charging .....                                         | 48 |
| 9.0 Integrated Power Regulators .....                              | 50 |
| 10.0 Specifications .....                                          | 51 |
| 11.0 Application Reference .....                                   | 58 |
| 12.0 Package Outlines, Tape & Reel Drawings, Package Marking ..... | 61 |
| Appendix A: Data sheet Revision History .....                      | 69 |
| The Microchip Web Site .....                                       | 70 |
| Customer Change Notification Service .....                         | 70 |
| Customer Support .....                                             | 70 |
| USB3503 25-WLCSP Product Identification System .....               | 71 |
| USB3503 32-SQFN Product Identification System .....                | 71 |

# USB3503

---

## 1.0 GENERAL DESCRIPTION

The USB3503 is a low-power, USB 2.0 hub controller with HSIC upstream connectivity and three USB 2.0 downstream ports. The USB3503 operates as a hi-speed hub and supports low-speed, full-speed, and hi-speed downstream devices on all of the enabled downstream ports.

The USB3503 has been specifically optimized for mobile embedded applications. The pin-count has been reduced by optimizing the USB3503 for mobile battery-powered embedded systems where power consumption, small package size, and minimal BOM are critical design requirements. Standby mode power has been minimized. Instead of a dedicated crystal, reference clock inputs are aligned to mobile applications. Flexible integrated power regulators ease integration into battery powered devices. All required resistors on the USB ports are integrated into the hub. This includes all series termination resistors on D+ and D- pins and all required pull-down resistors on D+ and D- pins.


The USB3503 includes programmable features such as:

**MultiTRAK™ Technology**, which utilizes a dedicated Transaction Translator (TT) per port to maintain consistent full-speed data throughput regardless of the number of active downstream connections. MultiTRAK™ outperforms conventional USB 2.0 hubs with a single TT in USB full-speed data transfers.

**PortMap**, which provides flexible port mapping and disable sequences. The downstream ports of a USB3503 hub can be reordered or disabled in any sequence to support multiple platform designs with minimum effort. For any port that is disabled, the USB3503 hub controllers automatically reorder the remaining ports to match the USB host controller's port numbering scheme.

**PortSwap**, which adds per-port programmability to USB differential-pair pin locations. PortSwap allows direct alignment of USB signals (D+/D-) to connectors to avoid uneven trace length or crossing of the USB differential signals on the PCB.

**PHYBoost**, which provides programmable levels of Hi-Speed USB signal drive strength in the downstream port transceivers. PHYBoost attempts to restore USB signal integrity in a compromised system environment. The graphic on the right shows an example of Hi-Speed USB eye diagrams before and after PHYBoost signal integrity restoration.



**VariSense**, which controls the USB receiver sensitivity enabling programmable levels of USB signal receive sensitivity. This capability allows operation in a sub-optimal system environment, such as when a captive USB cable is used.

## 1.1 Customer Selectable Features


A default configuration is available in the USB3503 following a reset. This configuration may be sufficient for most applications. The USB3503 hub may also be configured by an external microcontroller. When using the microcontroller interface, the hub appears as an I<sup>2</sup>C slave device.

The USB3503 hub supports customer selectable features including:

- Optional customer configuration via I<sup>2</sup>C.
- Supports compound devices on a port-by-port basis.
- Customizable vendor ID, product ID, and device ID.
- Configurable downstream port power-on time reported to the host.
- Supports indication of the maximum current that the hub consumes from the USB upstream port.
- Supports Indication of the maximum current required for the hub controller.
- Configurable as either a Self-Powered or Bus-Powered Hub
- Supports custom string descriptors (up to 30 characters):
  - Product string
  - Manufacturer string
  - Serial number string
- When available, I<sup>2</sup>C configurable options for default configuration may include:
  - Downstream ports as non-removable ports
  - Downstream ports as disabled ports
  - USB signal drive strength
  - USB receiver sensitivity
  - USB differential pair pin location

## 1.1.1 BLOCK DIAGRAM

**FIGURE 1-1: USB3503 BLOCK DIAGRAM**



# USB3503

---

## 2.0 ACRONYMS AND DEFINITIONS

### 2.1 Acronyms

EP: Endpoint

FS: Full-Speed

HS: Hi-Speed

I<sup>2</sup>C<sup>®</sup>: Inter-Integrated Circuit<sup>1</sup>

LS: Low-Speed

HSIC: High-Speed Inter-Chip

### 2.2 Reference Documents

1. USB Engineering Change Notice dated December 29th, 2004, *UNICODE UTF-16LE For String Descriptors*.
2. *Universal Serial Bus Specification*, Revision 2.0, Dated April 27th, 2000.
3. *Battery Charging Specification*, Revision 1.1, Release Candidate 10, Dated Sept. 22, 2008
4. *High-Speed Inter-Chip USB Electrical Specification*, Version 1.0, Dated Sept. 23, 2007


1. I<sup>2</sup>C is a registered trademark of Philips Corporation.

## 3.0 USB3503 PIN DEFINITIONS

### 3.1 Pin Configuration

Figure 3-1 details the 25-ball WLCSP package. Figure 3-2 details the 32-pin SQFN package pin configuration. Signal definitions are provided in Section 3.2.


**FIGURE 3-1: USB3503 25-BALL WLCSP PACKAGE**





# USB3503

FIGURE 3-2: USB3503 32-PIN SQFN PACKAGE



## 3.2 Signal Definitions

| WLCSP Ball | SQFN Pin         | Name         | Description                                                 |
|------------|------------------|--------------|-------------------------------------------------------------|
| E2         | 15               | DATA         | Upstream HSIC DATA pin of the USB Interface                 |
| E1         | 16               | STROBE       | Upstream HSIC STROBE pin of the USB Interface               |
| A5         | 32               | VDD33_BYP    | 3.3 V Regulator Bypass                                      |
| C4         | 4                | PRTPOWER     | Port Power Control Output                                   |
| B4         | 1                | OCS_N        | Over Current Sense Input                                    |
| A1         | 24               | USBDN1_DP    | USB downstream Port 1 D+ data pin                           |
| B1         | 23               | USBDN1_DM    | USB downstream Port 1 D- data pin                           |
| C2         | 22               | USBDN2_DP    | USB downstream Port 2 D+ data pin                           |
| D2         | 21               | USBDN2_DM    | USB downstream Port 2 D- data pin                           |
| C1         | 20               | USBDN3_DP    | USB downstream Port 3 D+ data pin                           |
| D1         | 19               | USBDN3_DM    | USB downstream Port 3 D- data pin                           |
| E5         | 8                | SCL          | I <sup>2</sup> C clock input                                |
| D5         | 7                | SDA          | I <sup>2</sup> C bi-directional data pin                    |
| E3         | 12               | RESET_N      | Active low reset signal                                     |
| B5         | 2                | HUB_CONNECT  | Hub Connect                                                 |
| C5         | 5                | INT_N        | Active low interrupt signal                                 |
| D4         | 9                | REF_SEL1     | Reference Clock Select 1 input                              |
| E4         | 10               | REF_SEL0     | Reference Clock Select 0 input                              |
| B3         | 29               | REFCLK       | Reference Clock input                                       |
| A4         | 30               | RBIAS        | Bias Resistor pin                                           |
| D3         | 6,11,13          | VDD12_BYP    | 1.2 V Regulator                                             |
| A2         | 26               | VDD33_BYP    | 3.3 V Regulator                                             |
| B2         | 25               | VBAT         | Voltage input from the battery supply                       |
| A3         | 28               | VDD_CORE_REG | Power supply input to 1.2V regulator for digital logic core |
| C3         | e-pad            | VSS          | Ground                                                      |
| -          | 3,14,17,18,27,31 | NC           | No connect                                                  |

# USB3503

## 3.3 Pin Descriptions

This section provides a detailed description of each signal. The signals are arranged in functional groups according to their associated interface.

The terms assertion and negation are used. This is done to avoid confusion when working with a mixture of “active low” and “active high” signal. The term “assert”, or “assertion” indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term “negate”, or “negation” indicates that a signal is inactive.

### 3.3.1 PIN DEFINITION

**TABLE 3-1: PIN DESCRIPTIONS**

| Name                                            | Symbol                        | Type  | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|-------------------------------------------------|-------------------------------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>UPSTREAM HIGH SPEED INTER-CHIP INTERFACE</b> |                               |       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| HSIC Clock/Strobe                               | STROBE                        | I/O   | HSIC Upstream Hub Strobe pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| HSIC Data                                       | DATA                          | I/O   | HSIC Upstream Hub Data pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| High-Speed USB Data & Port Disable Strap Option | USBDN_DP[2:1] & USBDN_DM[2:1] | A-I/O | These pins connect to the downstream USB peripheral devices attached to the hub's ports                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|                                                 |                               |       | Downstream Port Disable Strap option:<br><br>This pin will be sampled at RESET_N negation to determine if the port is disabled.<br><br>Both USB data pins for the corresponding port must be tied to VDD33_BYP to disable the associated downstream port.                                                                                                                                                                                                                                                                                                                                                                                                                      |
| HS USB Data                                     | USBDN_DP[3] & USBDN_DM[3]     | A-I/O | These pins connect to the downstream USB peripheral devices attached to the hub's ports.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|                                                 |                               |       | <b>There is no downstream Port Disable Strap option on these ports.</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| <b>SERIAL PORT INTERFACE</b>                    |                               |       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| Serial Data                                     | SDA                           | I/OD  | I <sup>2</sup> C Serial Data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| Serial Clock                                    | SCL                           | I     | Serial Clock (SCL)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| Interrupt                                       | INT_N                         | OD    | Interrupt<br>The function of this pin is determined by the setting in the CFGP.INTSUSP configuration register.<br><br>When CFGP.INTSUSP = 0 (General Interrupt)<br>A transition from high to low identifies when one of the interrupt enabled status registers has been updated.<br>SOC must update the Serial Port Interrupt Status Register to reset the interrupt pin high.<br><br>When CFGP.INTSUSP = 1 (Suspend Interrupt)<br>Indicates USB state of the hub.<br>'Asserted' low = Unconfigured or configured and in USB Suspend<br>'Negated' high = Hub is configured, and is active (i.e., not in suspend)<br><br>If unused, this pin must be tied to <b>VDD33_BYP</b> . |

**TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)**

| Name                   | Symbol       | Type  | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|------------------------|--------------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Over Current Sense     | OCS_N        | I     | Over Current Sense - Input from external current monitor indicating an over-current condition on port 3 or on ganged supply.<br><br>Negated High = No over current fault detected<br>Asserted Low = Over Current Fault Reported                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| Port Power             | PRTPOWER     | OD    | Port Power Control- Enables power to USB peripheral devices downstream on port 3 or on ganged supply.<br><br>Asserted High = External Device should provide power for port(s).<br>Negated Low = External Device should disable power to port(s).                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| <b>MISC</b>            |              |       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| Reference Clock Input  | REFCLK       | I     | Reference clock input.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| Reference Clock Select | REF_SEL[1:0] | I     | The reference select input must be set to correspond to the frequency applied to the REFCLK input. The customer should tie these pins to ground or VDD33_BYP. This input is latched during HUB.Init stage.<br><br>Selects input reference clock frequency per <a href="#">Table 3-3</a> .                                                                                                                                                                                                                                                                                                                                                                                                         |
| RESET Input            | RESET_N      | I     | This active low signal is used by the system to reset the chip and hold the chip in low power STANDBY MODE.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| USB Transceiver Bias   | RBIAS        | A-I/O | A 12.0kΩ (+/- 1%) resistor is attached from ground to this pin to set the transceiver's internal bias settings.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| Hub Connect            | HUB_CONNECT  | I     | Hub will transition to the Hub Communication Stage when this pin is asserted high. It can be used in three different ways:<br><br>Tied to Ground - Hub will not transition to the Hub Communication Stage until connect_n bit of the SP_ILOCK register is negated.<br><br>Tied to <b>VDD33_BYP</b> - Hub will automatically transition to the Hub Communication Stage regardless of the setting of the connect_n bit and without pausing for the SOC to reference status registers.<br><br>Transition from low to high - Hub will transition to the Hub Communication Stage after this pin transitions from low to high. HUB_CONNECT should never be driven high when USB3503 is in Standby Mode. |

# USB3503

**TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)**

| Name                       | Symbol       | Type   | Description                                                                                                                                                                                                                     |
|----------------------------|--------------|--------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>POWER</b>               |              |        |                                                                                                                                                                                                                                 |
| 1.2V VDD Power             | VDD12_BYP    | Power  | 1.2 V Regulator. A 1.0 $\mu$ F (<1 $\Omega$ ESR) capacitor to ground is required for regulator stability. The capacitor should be placed as close as possible to the USB3503.                                                   |
| 3.3V VDD Power             | VDD33_BYP    | Power  | 3.3V Regulator. A 4.7 $\mu$ F (<1 $\Omega$ ESR) capacitor to ground is required for regulator stability. The capacitor should be placed as close as possible to the USB3503.                                                    |
| Core Power Supply Input    | VDD_CORE_REG | Power  | Power supply to 1.2V regulator.<br><br>This power pin should be connected to VDD33_BYP for single supply applications.<br><br>Refer to <b>Section 9.0 “Integrated Power Regulators”</b> for power supply configuration options. |
| Battery Power Supply Input | VBAT         | Power  | Battery power supply.<br><br>Refer to <b>Section 9.0 “Integrated Power Regulators”</b> for power supply configuration options.                                                                                                  |
| VSS                        | VSS          | Ground | Ground                                                                                                                                                                                                                          |

### 3.3.2 I/O TYPE DESCRIPTIONS

**TABLE 3-2: USB3503 I/O TYPE DESCRIPTIONS**

| I/O Type | Description                 |
|----------|-----------------------------|
| I        | Digital Input.              |
| OD       | Digital Output. Open Drain. |
| I/O      | Digital Input or Output.    |
| A-I/O    | Analog Input or Output.     |
| Power    | DC input or Output.         |
| Ground   | Ground.                     |

### 3.3.3 REFERENCE CLOCK

The REFCLK input is can be driven with a square wave from 0 V to VDD33\_BYP. The USB3503 only uses the positive edge of the clock. The duty cycle is not critical.

The USB3503 is tolerant to jitter on the reference clock. The REFCLK jitter should be limited to a peak to peak jitter of less than 1 ns over a 10  $\mu$ s time interval. If this level of jitter is exceeded the USB3503 high speed eye diagram may be degraded.

To select the REFCLK input frequency, the REF\_SEL pins must be set according to [Table 3-3](#) and [Table 3-4](#). To select the primary REFCLK frequencies defined in [Table 3-3](#), INT\_N must be sampled high during the Hub.Init stage. If the INT\_N pin is not used, the INT\_N pin should be tied to VDD33\_BYP. To select the secondary REFCLK frequencies defined in [Table 3-4](#), INT\_N must be sampled low during the Hub.Init stage. If the INT\_N pin is not used, the INT\_N pin should be tied to ground. Since the INT\_N pin is open-drain during normal function, selecting the secondary REFCLK frequencies requires that the INT\_N pin be driven low from an external source during Hub.Init and then, after startup, that external source must turn into an input to receive the INT\_N signal.

**TABLE 3-3: USB3503 PRIMARY REFERENCE CLOCK FREQUENCIES**

| REF_SEL[1:0] | Frequency (MHz) |
|--------------|-----------------|
| '00'         | 38.4            |
| '01'         | 26.0            |
| '10'         | 19.2            |
| '11'         | 12.0            |

**TABLE 3-4: USB3503 SECONDARY REFERENCE CLOCK FREQUENCIES**

| REF_SEL[1:0] | Frequency (MHz) |
|--------------|-----------------|
| '00'         | 24.0            |
| '01'         | 27.0            |
| '10'         | 25.0            |
| '11'         | 50.0            |


### 3.3.4 INTERRUPT

The general interrupt pin (INT\_N) is intended to communicate a condition change within the hub. The conditions that may cause an interrupt are captured within a register mapped to the serial port (Register E8h: Serial Port Interrupt Status - INT\_STATUS). The conditions that cause the interrupt to assert can be controlled through use of an interrupt mask register (Register E9h: Serial Port Interrupt Mask - INT\_MASK).

The general interrupt and all interrupt conditions are functionally latched and event driven. Once the interrupt or any of the conditions have asserted, the status bit will remain asserted until the SOC negates the bit using the serial port. The bits will then remain negated until a new event condition occurs. The latching nature of the register causes the status to remain even if the condition that caused the interrupt ceases to be active. The event driven nature of the register causes the interrupt to only occur when a new event occurs- when a condition is removed and then is applied again.

The function of the interrupt and the associated status and masking registers are illustrated in [Figure 3-3](#). Registers & Register bits shown in the figure are defined in [Table 5-2, "Serial Interface Registers,"](#) on page 19.

**FIGURE 3-3: INT\_N OPERATION**



# USB3503

---

Figure 3-3 also shows an alternate configuration option (CFGP.INTSUSP) for a suspend interrupt. This option allows the user to change the behavior of the INT\_N pin to become a direct level indication of configuration and suspend status. When selected, the INT\_N indicates that the entire hub has entered the USB suspend state.

**Note:** Because INT\_N is driven low when active, care must be taken when selecting the external pullup resistor value for this open drain output. A sufficiently large resistor must be selected to insure suspend current requirements can be satisfied for the system.

## 4.0 MODES OF OPERATION

The USB3503 provides two modes of operation - Standby Mode and Hub Mode - which balance power consumption with functionality. The operating mode of the USB3503 is selected by setting values on primary inputs according to the table below.

**TABLE 4-1: CONTROLLING MODES OF OPERATION**

| <b>RESET_N Input</b> | <b>Resulting Mode</b> | <b>Summary</b>                                                                                                                                                                |
|----------------------|-----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0                    | Standby               | Lowest Power Mode – no function other than monitoring RESET_N input to move to higher states. All regulators are powered off.                                                 |
| 1                    | Hub                   | Full Feature Mode - Operates as a configurable USB hub. Power consumption based on how many ports are active, at what speeds they are running and amount of data transferred. |


### 4.1 Operational Mode Flowchart

The flowchart in [Figure 4-1](#) shows the modes of operation. It also shows how the USB3503 traverses through the Hub mode stages (shown in bold.) The flow of control is dictated by control register bits shown in *Italics* as well as other events such as availability of reference clock. Refer to [Section 5.3, "Serial Interface Register Definitions," on page 21](#) for the detailed definition of the control register bits. In this specification register bits are referenced using the syntax <Register>.<RegisterBit>. A summary of all registers can be found in [Table 5-2, "Serial Interface Registers," on page 19](#).

The remaining sections in this chapter provide more detail on each stage and mode of operation.



FIGURE 4-1: MODES OF OPERATION FLOWCHART



## 4.2 Standby Mode

Standby Mode provides a very low power state for maximum power efficiency when no signaling is required. This is the lowest power state. In Standby Mode all internal regulators are powered off, the PLL is not running, and core logic is powered down in order to reduce power. Because core logic is powered off, no configuration settings are retained in this mode and must be re-initialized after RESET\_N is negated high.

### 4.2.1 EXTERNAL HARDWARE RESET\_N

A valid hardware reset is defined as an assertion of RESET\_N low for a minimum of 100us after all power supplies are within operating range. While reset is asserted, the Hub (and its associated external circuitry) enters STANDBY MODE and consumes extremely low current as defined in [Table 10-3](#) and [Table 10-4](#).

Assertion of RESET\_N (external pin) causes the following:

- All downstream ports are disabled.
- All transactions immediately terminate; no states are saved.
- All internal registers return to the default state.
- The PLL is halted.

After RESET\_N is negated high in the Hub.Init stage, the Hub reads customer-specific data from the ROM.

## 4.3 Hub Mode

Hub Mode provides functions of configuration and high speed USB hub operation including connection and communication. Upon entering Hub Mode and initializing internal logic, the device passes through several sequential stages based on a fixed time interval.

### 4.3.1 HUB INITIALIZATION STAGE (HUB.INIT)

The first stage is the initialization stage and occurs when Hub mode is entered based on the conditions in [Table 4-1](#). In this stage the 1.2V regulator is enabled and stabilizes, internal logic is reset, and the PLL locks if a valid REFCLK is supplied. Configuration registers are initialized to their default state and REF\_SEL[1:0] input values are latched. The USB3503 will complete initialization and automatically enter the next stage after  $T_{hubinit}$ . Because the digital logic within the device is not yet stable, no communication with the device using the serial port is possible. Configuration registers are initialized to their default state.

### 4.3.2 HUB WAIT REFCLK STAGE (HUB.WAITREF)

During this stage the serial port is not functional.

If the reference clock is provided before entering hub mode, the USB3503 will transition to the Hub Configuration stage without pausing in the Hub Wait RefClk stage. Otherwise, the USB3503 will transition to the Hub configuration stage once a valid reference clock is supplied and the PLL has locked.

### 4.3.3 HUB CONFIGURATION STAGE (HUB.CONFIG)

In this stage, the SOC has an opportunity to control the configuration of the USB3503 and modify any of the default configuration settings specified in the integrated ROM. These settings include USB device descriptors, port electrical settings such as PHY BOOST, and control features. The SOC implements the changes using the serial slave port interface to write configuration & control registers.

See [Section 5.3.29, "Register E7h: Serial Port Interlock Control - SP\\_ILOCK," on page 29](#) for definition of SP\_ILOCK register and how it controls progress through hub stages. If the SP\_ILOCK.config\_n bit has its default asserted low and the bit is not written by the serial port, then the USB3503 completes configuration without any I<sup>2</sup>C intervention.

If the SP\_ILOCK.config\_n bit has its default negated high or the SOC negates the bit high using the serial port during  $T_{hubconfig}$ , the USB3503 will remain in the Hub Configuration Stage indefinitely. This will allow the SOC to update other configuration and control registers without any remaining time-out restrictions. Once the SP\_ILOCK.config\_n bit is asserted low by the SOC the device will transition to the next stage.

# USB3503

## 4.3.4 HUB CONNECT STAGE (HUB.CONNECT)

Next, the USB3503 enters the Hub Connect Stage. See [Section 5.3.32, "Register EEh: Configure Portable Hub - CFGP," on page 31](#) and [Section 5.3.29, "Register E7h: Serial Port Interlock Control - SP\\_ILOCK," on page 29](#) for definition of control registers which affect how the device transitions through the hub stages.

By using the appropriate controls, the USB3503 can be set to immediately transition, or instead to remain in the Hub Connect Stage indefinitely until one of the SOC handshake events occur. When set to wait on the handshake, the SOC may read or update any of the serial port registers. Once the SOC finishes accessing registers and is ready for USB communication to start, it can perform one of the selected handshakes which that cause the USB3503 to connect within  $T_{hubconnect}$  and transition to the Hub Communication Stage.

## 4.3.5 HUB COMMUNICATION STAGE (HUB.COM)


Once it exits the Hub Connect Stage, the USB3503 enters Hub Communication Stage. In this stage full USB operation is supported under control of the USB Host on the upstream port. The USB3503 will remain in the Hub Communication Stage until the operating mode is changed by the system asserting RESET\_N low.

While in the Hub Communication Stage, communication over the serial port is no longer supported and the resulting behavior of the serial port if accessed is undefined. In order to re-enable the serial port interface, the device must exit Hub Communication Stage. Exiting this stage is only possible by entering Standby mode.

## 4.3.6 HUB MODE TIMING DIAGRAM

The following timing diagram shows the progression through the stages of Hub Mode and the associated timing parameters.

**FIGURE 4-2: TIMING DIAGRAM FOR HUB STAGES**



The following table lists the timing parameters associated with the stages of the Hub Mode.

**TABLE 4-2: TIMING PARAMETERS FOR HUB STAGES**

| Characteristic             | Symbol           | MIN | TYP | MAX | Units | Conditions |
|----------------------------|------------------|-----|-----|-----|-------|------------|
| Hub Initialization Time    | $T_{HUBINIT}$    |     | 3   | 4   | ms    |            |
| Hub Configuration Time-out | $T_{HUBCONFIG}$  | 94  | 95  | 96  | ms    |            |
| Hub Connect Time           | $T_{HUBCONNECT}$ | 0   | 1   | 10  | us    |            |

## 5.0 CONFIGURATION OPTIONS

### 5.1 Hub Configuration Options

The Hub supports a number of features (some are mutually exclusive), and must be configured in order to correctly function when attached to a USB host controller. There are two principal ways to configure the hub: by writing to configuration registers using the serial slave port, or by internal default settings. Any configuration registers which are not written by the serial slave retain their default settings.

#### 5.1.1 MULTI/SINGLE TT

The USB 2.0 Hub is fully specification compliant to the Universal Serial Bus Specification Revision 2.0 April 27,2000 (12/7/2000 and 5/28/2002 Errata). Please reference Chapter 11 (Hub Specification) for general details regarding Hub operation and functionality.

For performance reasons, the Hub provides 1 Transaction Translator (TT) per port (defined as Multi-TT configuration), and each TT has 1512 bytes of periodic buffer space and 272 Bytes of non- periodic buffer space (divided into 4 non-periodic buffers per TT), for a total of 1784 bytes of buffer space for each Transaction Translator.

When configured as a Single-TT Hub (required by USB 2.0 Specification), the Single Transaction Translator will have 1512 bytes of periodic buffer space and 272 bytes of non-periodic buffer space (divided into 4 non-periodic buffers per TT), for a total of 1784 bytes of buffer space for the entire Transaction Translator. **Each Transaction Translator's buffer is divided as shown in Table 5-1, "Transaction Translator Buffer Chart".**

**TABLE 5-1: TRANSACTION TRANSLATOR BUFFER CHART**

|                                       |            |
|---------------------------------------|------------|
| Periodic Start-Split Descriptors      | 256 Bytes  |
| Periodic Start-Split Data             | 752 Bytes  |
| Periodic Complete-Split Descriptors   | 128 Bytes  |
| Periodic Complete-Split Data          | 376 Bytes  |
| Non-Periodic Descriptors              | 16 Bytes   |
| Non-Periodic Data                     | 256 Bytes  |
| Total for each Transaction Translator | 1784 Bytes |

### 5.2 Default Serial Interface Register Memory Map

The Serial Interface Registers are used to customize the USB3503 for specific applications. Reserved registers or reserved bits within a defined register should not be written to non-default values or undefined behavior may result.

**TABLE 5-2: SERIAL INTERFACE REGISTERS**

| REG ADDR | R/W | Register Name         | Abbreviation | Section                         |
|----------|-----|-----------------------|--------------|---------------------------------|
| 00h      | R/W | VID LSB               | VIDL         | <a href="#">5.3.1, page 21</a>  |
| 01h      | R/W | VID MSB               | VIDM         | <a href="#">5.3.2, page 21</a>  |
| 02h      | R/W | PID LSB               | PIDL         | <a href="#">5.3.3, page 21</a>  |
| 03h      | R/W | PID MSB               | PIDM         | <a href="#">5.3.4, page 21</a>  |
| 04h      | R/W | DID LSB               | DIDL         | <a href="#">5.3.5, page 21</a>  |
| 05h      | R/W | DID MSB               | DIDM         | <a href="#">5.3.6, page 21</a>  |
| 06h      | R/W | Config Data Byte 1    | CFG1         | <a href="#">5.3.7, page 22</a>  |
| 07h      | R/W | Config Data Byte 2    | CFG2         | <a href="#">5.3.8, page 23</a>  |
| 08h      | R/W | Config Data Byte 3    | CFG3         | <a href="#">5.3.9, page 23</a>  |
| 09h      | R/W | Non-Removable Devices | NRD          | <a href="#">5.3.10, page 24</a> |
| 0Ah      | R/W | Port Disable (Self)   | PDS          | <a href="#">5.3.11, page 24</a> |
| 0Bh      | R/W | Port Disable (Bus)    | PDB          | <a href="#">5.3.12, page 25</a> |
| 0Ch      | R/W | Max Power (Self)      | MAXPS        | <a href="#">5.3.13, page 25</a> |

# USB3503

**TABLE 5-2: SERIAL INTERFACE REGISTERS (CONTINUED)**

| REG ADDR | R/W | Register Name                     | Abbreviation | Section                         |
|----------|-----|-----------------------------------|--------------|---------------------------------|
| 0Dh      | R/W | Max Power (Bus)                   | MAXPB        | <a href="#">5.3.14, page 25</a> |
| 0Eh      | R/W | Hub Controller Max Current (Self) | HCMCS        | <a href="#">5.3.15, page 26</a> |
| 0Fh      | R/W | Hub Controller Max Current (Bus)  | HCMCB        | <a href="#">5.3.16, page 26</a> |
| 10h      | R/W | Power-on Time                     | PWRT         | <a href="#">5.3.17, page 26</a> |
| 11h      | R/W | LANG_ID_H                         | LANGIDH      | <a href="#">5.3.18, page 26</a> |
| 12h      | R/W | LANG_ID_L                         | LANGIDL      | <a href="#">5.3.19, page 26</a> |
| 13h      | R/W | MFR_STR_LEN                       | MFRSL        | <a href="#">5.3.20, page 26</a> |
| 14h      | R/W | PRD_STR_LEN                       | PRDSL        | <a href="#">5.3.21, page 27</a> |
| 15h      | R/W | SER_STR_LEN                       | SERSL        | <a href="#">5.3.22, page 27</a> |
| 16h-53h  | R/W | MFR_STR                           | MANSTR       | <a href="#">5.3.23, page 27</a> |
| 54h-91h  | R/W | PROD_STR                          | PRDSTR       | <a href="#">5.3.24, page 27</a> |
| 92h-CFh  | R/W | SER_STR                           | SERSTR       | <a href="#">5.3.25, page 27</a> |
| D0h      | R/W | Downstream Battery Charging       | BC_EN        | <a href="#">5.3.26, page 28</a> |
| D1-E1h   | R/W | Reserved                          | N/A          |                                 |
| E2h      | R/W | Reserved                          | N/A          |                                 |
| E3-E4h   | R/W | Reserved                          | N/A          |                                 |
| E5h      | R   | Port Power Status                 | PRTPWR       | <a href="#">5.3.27, page 28</a> |
| E6h      | R/W | Over Current Sense Control        | OCS          | <a href="#">5.3.28, page 29</a> |
| E7h      | R/W | Serial Port Interlock Control     | SP_ILOCK     | <a href="#">5.3.29, page 29</a> |
| E8h      | R/W | Serial Port Interrupt Status      | INT_STATUS   | <a href="#">5.3.30, page 30</a> |
| E9h      | R/W | Serial Port Interrupt Mask        | INT_MASK     | <a href="#">5.3.31, page 31</a> |
| EAh-EDh  | R/W | Reserved                          | N/A          |                                 |
| EEh      | R/W | Configure Portable Hub            | CFGP         | <a href="#">5.3.32, page 31</a> |
| EFh-F3h  | R   | Reserved                          | N/A          |                                 |
| F4h      | R/W | Varisense_Up3                     | VSNSUP3      | <a href="#">5.3.33, page 32</a> |
| F5h      | R/W | Varisense_21                      | VSNS21       | <a href="#">5.3.34, page 32</a> |
| F6h      | R/W | Boost_Up3                         | BSTUP3       | <a href="#">5.3.35, page 32</a> |
| F7h      | R/W | Reserved                          | N/A          |                                 |
| F8h      | R/W | Boost_21                          | BST21        | <a href="#">5.3.36, page 33</a> |
| F9h      | R/W | Reserved                          | N/A          |                                 |
| FAh      | R/W | Port Swap                         | PRTSP        | <a href="#">5.3.37, page 33</a> |
| FBh      | R/W | Port Remap 12                     | PRTR12       | <a href="#">5.3.38, page 34</a> |
| FCh      | R/W | Port Remap 34                     | PRTR34       | <a href="#">5.3.39, page 35</a> |
| FDh      | R/W | Reserved                          | N/A          |                                 |
| FEh      | R/W | Reserved                          | N/A          |                                 |
| FFh      | R/W | I <sup>2</sup> C Status/Command   | STCD         | <a href="#">5.3.40, page 35</a> |

## 5.3 Serial Interface Register Definitions

### 5.3.1 REGISTER 00H: VENDOR ID (LSB) - VIDL

Default = 0x24h - Corresponds to Vendor ID.

| Bit Number | Bit Name | Description                                                                                                                                                                                                                     |
|------------|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0        | VID_LSB  | Least Significant Byte of the Vendor ID. This is a 16-bit value that uniquely identifies the Vendor of the user device (assigned by USB-Interface Forum). This field is set by the customer using the serial interface options. |

### 5.3.2 REGISTER 01H: VENDOR ID (MSB) - VIDM

Default = 0x04h - Corresponds to Vendor ID.

| Bit Number | Bit Name | Description                                                                                                                                                                                                                |
|------------|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0        | VID_MSB  | Most Significant Byte of the Vendor ID. This is a 16-bit value that uniquely identifies the Vendor of the user device (assigned by USB-Interface Forum). This field is set by the customer using serial interface options. |

### 5.3.3 REGISTER 02H: PRODUCT ID (LSB) - PIDL

Default = 0x03h - Corresponds to USB part number for 3-port device.

| Bit Number | Bit Name | Description                                                                                                                                                                                                                                |
|------------|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0        | PID_LSB  | Least Significant Byte of the Product ID. This is a 16-bit value that the Vendor can assign that uniquely identifies this particular product (assigned by customer). This field is set by the customer using the serial interface options. |

### 5.3.4 REGISTER 03H: PRODUCT ID (MSB) - PIDM

Default = 0x35h Corresponds to 3503 device.

| Bit Number | Bit Name | Description                                                                                                                                                                                                                               |
|------------|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0        | PID_MSB  | Most Significant Byte of the Product ID. This is a 16-bit value that the Vendor can assign that uniquely identifies this particular product (assigned by customer). This field is set by the customer using the serial interface options. |

### 5.3.5 REGISTER 04H: DEVICE ID (LSB) - DIDL

Default = 0xA0h

| Bit Number | Bit Name | Description                                                                                                                                                                                 |
|------------|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0        | DID_LSB  | Least Significant Byte of the Device ID. This is a 16-bit device release number in BCD format (assigned by customer). This field is set by the customer using the serial interface options. |

### 5.3.6 REGISTER 05H: DEVICE ID (MSB) - DIDM

Default = 0xA1h

| Bit Number | Bit Name | Description                                                                                                                                                                                |
|------------|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0        | DID_MSB  | Most Significant Byte of the Device ID. This is a 16-bit device release number in BCD format (assigned by customer). This field is set by the customer using the serial interface options. |

# USB3503

## 5.3.7 REGISTER 06H: CONFIG\_BYTE\_1 - CFG1

Default = 0x98h - Corresponds to Self Powered, Ganged Port Power

| Bit Number | Bit Name     | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|------------|--------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7          | SELF_BUS_PWR | <p>Self or Bus Power: Selects between Self- and Bus-Powered operation.</p> <p>The Hub is either Self-Powered or Bus-Powered.</p> <p>When configured as a Bus-Powered device, the Hub consumes less than 100mA of current prior to being configured. After configuration, the Bus-Powered Hub (along with all associated hub circuitry, any embedded devices if part of a compound device, and 100mA per externally available downstream port) must consume no more than 500mA of upstream VBUS current. The current consumption is system dependent, and the customer must ensure that the USB 2.0 specifications are not violated.</p> <p>When configured as a Self-Powered device, &lt;1mA of upstream VBUS current is consumed and all ports are available, with each port being capable of sourcing 500mA of current.</p> <p>This field is set by the customer using the serial interface options.</p> <p>0 = Bus-Powered operation.<br/>1 = Self-Powered operation.</p> |
| 6          | Reserved     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 5          | Reserved     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 4          | MTT_ENABLE   | <p>Multi-TT enable: Enables one transaction translator per port operation.</p> <p>Selects between a mode where only one transaction translator is available for all ports (Single-TT), or each port gets a dedicated transaction translator (Multi-TT) {Note: The host may force Single-TT mode only}.</p> <p>0 = single TT for all ports.<br/>1 = one TT per port (multiple TT's supported)</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 3          | Reserved     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 2:1        | CURRENT_SENS | <p>Over Current Sense: Selects current sensing on a port-by-port basis, all ports ganged, or none (only for bus-powered hubs) The ability to support current sensing on a port or ganged basis is hardware implementation dependent.</p> <p>00 = Ganged sensing (all ports together).<br/>01 = Individual port-by-port.<br/>1x = Over current sensing not supported. (must only be used with Bus-Powered configurations!)</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 0          | PORT_PWR     | <p>Port Power Switching: Enables power switching on all ports simultaneously (ganged), or port power is individually switched on and off on a port- by-port basis (individual). The ability to support power enabling on a port or ganged basis is hardware implementation dependent.</p> <p>0 = Ganged switching (all ports together)<br/>1 = Individual port-by-port switching.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |

## 5.3.8 REGISTER 07H: CONFIGURATION DATA BYTE 2 - CFG2

Default = 0x20h - Not a Compound Device

| Bit Number | Bit Name | Description                                                                                                                                                                                                                                                                         |
|------------|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:4        | Reserved | Reserved                                                                                                                                                                                                                                                                            |
| 3          | COMPOUND | Compound Device: Allows the customer to indicate that the Hub is part of a compound (see the USB Specification for definition) device. The applicable port(s) must also be defined as having a "Non-Removable Device".<br><br>0 = No.<br>1 = Yes, Hub is part of a compound device. |
| 2:0        | Reserved | Reserved                                                                                                                                                                                                                                                                            |

## 5.3.9 REGISTER 08H: CONFIGURATION DATA BYTE 3 - CFG3

Default = 0x03h

| Bit Number | Bit Name  | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|------------|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:4        | Reserved  | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 3          | PRTMAP_EN | Port Re-Mapping enable: Selects the method used by the hub to assign port numbers and disable ports<br><br>'0' = Standard Mode. The following registers are used to define which ports are enabled, and the ports are mapped as Port "n" on the hub is reported as Port 'n' to the host, unless one of the ports is disabled, then the higher numbered ports are remapped in order to report contiguous port numbers to the host.<br><br><a href="#">Section 5.3.11</a> Register 0A<br><a href="#">Section 5.3.12</a> Register 0B<br><br>'1' = Port Re-Map mode. The mode enables remapping via the registers defined below.<br><br><a href="#">Section 5.3.38</a> Register FB<br><a href="#">Section 5.3.39</a> Register FC |
| 2:1        | Reserved  | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 0          | STRING_EN | Enables String Descriptor Support<br><br>'0' = String Support Disabled<br>'1' = String Support Enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |



# USB3503

---

## 5.3.10 REGISTER 09H: NON-REMOVABLE DEVICE - NRD

Default = 0x00h

| Bit Number | Bit Name  | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|------------|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0        | NR_DEVICE | <p>Non-Removable Device: Indicates which port(s) include non-removable devices.<br/>'0' = port is removable<br/>'1' = port is non-removable.</p> <p>Informs the Host if one of the active physical ports has a permanent device that is undetachable from the Hub. (Note: The device must provide its own descriptor data.)</p> <p>Bit 7= Reserved<br/>Bit 6= Reserved<br/>Bit 5= Reserved<br/>Bit 4= Reserved<br/>Bit 3= Port 3 non-removable.<br/>Bit 2= Port 2 non-removable.<br/>Bit 1= Port 1 non-removable.<br/>Bit 0= Reserved</p> |

## 5.3.11 REGISTER 0AH: PORT DISABLE FOR SELF POWERED OPERATION - PDS

Default = 0x00h

| Bit Number | Bit Name    | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|------------|-------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0        | PORT_DIS_SP | <p>Port Disable, Self-Powered: Disables 1 or more ports.<br/>'0' = port is available<br/>'1' = port is disabled.</p> <p>During Self-Powered operation and PRTMAP_EN = '0', this selects the ports which will be permanently disabled, and are not available to be enabled or enumerated by a Host Controller. The ports can be disabled in any order, the internal logic will automatically report the correct number of enabled ports to the USB Host, and will reorder the active ports in order to ensure proper function.</p> <p>Bit 7= Reserved<br/>Bit 6= Reserved<br/>Bit 5= Reserved<br/>Bit 4= Reserved<br/>Bit 3= Port 3 Disable.<br/>Bit 2= Port 2 Disable.<br/>Bit 1= Port 1 Disable.<br/>Bit 0= Reserved</p> |

## 5.3.12 REGISTER 0BH: PORT DISABLE FOR BUS POWERED OPERATION - PDB

Default = 0x00h

| Bit Number | Bit Name    | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|------------|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0        | PORT_DIS_BP | <p>Port Disable, Bus-Powered: Disables 1 or more ports.</p> <p>'0' = port is available<br/>'1' = port is disabled.</p> <p>During Bus-Powered operation and PRTMAP_EN = '0', this selects the ports which will be permanently disabled, and are not available to be enabled or enumerated by a Host Controller. The ports can be disabled in any order, the internal logic will automatically report the correct number of enabled ports to the USB Host, and will reorder the active ports in order to ensure proper function.</p> <p>Bit 7= Reserved<br/>Bit 6= Reserved<br/>Bit 5= Reserved<br/>Bit 4= Reserved<br/>Bit 3= Port 3 Disable.<br/>Bit 2= Port 2 Disable.<br/>Bit 1= Port 1 Disable.<br/>Bit 0= Reserved</p> |

## 5.3.13 REGISTER 0CH: MAX POWER FOR SELF POWERED OPERATION - MAXPS

Default = 0x01h

| Bit Number | Bit Name   | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|------------|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0        | MAX_PWR_SP | <p>Max Power Self_Powered: Value in 2mA increments that the Hub consumes from an upstream port when operating as a self-powered hub. This value includes the hub silicon along with the combined power consumption (from VBUS) of all associated circuitry on the board. This value also includes the power consumption of a permanently attached peripheral if the hub is configured as a compound device, and the embedded peripheral reports 0mA in its descriptors.</p> <p>Example: A value of 8mA would be written to this register as 0x04h</p> <p><b>Note:</b> The USB 2.0 Specification does not permit this value to exceed 100mA</p> |

## 5.3.14 REGISTER 0DH: MAX POWER FOR BUS POWERED OPERATION - MAXPB

Default = 0xFAh- Corresponds to 500mA.

| Bit Number | Bit Name   | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|------------|------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0        | MAX_PWR_BP | <p>Max Power Bus_Powered: Value in 2mA increments that the Hub consumes from an upstream port when operating as a bus-powered hub. This value includes the hub silicon along with the combined power consumption (from VBUS) of all associated circuitry on the board. This value also includes the power consumption of a permanently attached peripheral if the hub is configured as a compound device, and the embedded peripheral reports 0mA in its descriptors.</p> <p>Example: A value of 8mA would be written to this register as 0x04h</p> |