

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Parallel Optical Link: PAROLI® Tx AC, 1.6 Gbit/s Parallel Optical Link: PAROLI® Rx AC, 1.6 Gbit/s V23814-U1306-M130


V23815-U1306-M130

Features

- Power supply 3.3 V
- Low voltage differential signal electrical interface (LVDS)
- 12 electrical data channels
- · Asynchronous, AC-coupled optical link
- 12 optical data channels
- Transmission data rate of up to 1600 Mbit/s per channel, total link data rate up to 19 Gbit/s
- 850 nm VCSEL array technology
- PIN diode array technology
- 62.5 µm graded index multimode fiber ribbon
- MT based optical port
- SMD technology
- Class 1 FDA and IEC Class 1 laser safety compliant

Optical Port

- Designed for the Simplex MT Connector (SMC)
- Port outside dimensions: 15.4 mm x 6.8 mm (width x height)
- MT compatible (IEC 61754-5) fiber spacing (250 μm) and alignment pin spacing (4600 μm)
- Alignment pins fixed in module port
- Integrated mechanical keying
- Process plug (SMC dimensions) included with every module
- Cleaning of port and connector interfaces necessary prior to mating





Applications

Features of the Simplex MT Connector (SMC)

(as part of optional PAROLI fiber optic cables)

- Uses standardized MT ferrule (IEC 61754-5)
- MT compatible fiber spacing (250 μm) and alignment pin spacing (4600 μm)
- Snap-in mechanism
- · Ferrule bearing spring loaded
- · Integrated mechanical keying

Applications

Telecommunication

- Switching equipment
- Access network

Data Communication

- Interframe (rack-to-rack)
- Intraframe (board-to-board)
- On board (optical backplane)
- Interface to SCI and HIPPI 6400 standards



Pin Configuration

The numbering conventions for the Tx and Rx modules are the same.

Numbering Conventions Transmitter/Receiver




Figure 1

Pin Description Transmitter

Pin No.	Symbol	Level/ Logic	Description			
1	$V_{\sf CC}$		Power supply voltage of laser driver			
2	t.b.l.o.		to be left open			
3	t.b.l.o.		to be left open			
4	t.b.l.o.		to be left open			
5	t.b.l.o.		to be left open			
6	LCU	LVCMOS Out	Laser Controller Up High = normal operation Low = laser fault or –RESET low			
7	V_{EE}		Ground			
8	V_{EE}		Ground			
9	t.b.l.o.		to be left open			
10	t.b.l.o.		to be left open			
11	V_{EE}		Ground			
12	V_{EE}		Ground			
13	DI01N	LVDS In	Data Input #1, inverted			
14	DI01P	LVDS In	Data Input #1, non-inverted			
15	V_{EE}		Ground			
16	V_{EE}		Ground			



Pin Description Transmitter (cont'd)

Pin	Symbol	Level/ Logic	Description
No.			
17	DI02N	LVDS In	Data Input #2, inverted
18	DI02P	LVDS In	Data Input #2, non-inverted
19	V_{EE}		Ground
20	V_{EE}		Ground
21	DI03N	LVDS In	Data Input #3, inverted
22	DI03P	LVDS In	Data Input #3, non-inverted
23	V_{EE}		Ground
24	V_{EE}		Ground
25	t.b.l.o.		to be left open
26	DI04N	LVDS In	Data Input #4, inverted
27	DI04P	LVDS In	Data Input #4, non-inverted
28	V_{EE}		Ground
29	DI05N	LVDS In	Data Input #5, inverted
30	DI05P	LVDS In	Data Input #5, non-inverted
31	V_{EE}		Ground
32	V_{EE}		Ground
33	DI06N	LVDS In	Data Input #6, inverted
34	DI06P	LVDS In	Data Input #6, non-inverted
35	V_{EE}		Ground
36	V_{EE}		Ground
37	DI07N	LVDS In	Data Input #7, inverted
38	DI07P	LVDS In	Data Input #7, non-inverted
39	V_{EE}		Ground
40	V_{EE}		Ground
41	DI08N	LVDS In	Data Input #8, inverted
42	DI08P	LVDS In	Data Input #8, non-inverted
43	V_{EE}		Ground
44	V_{EE}		Ground
45	V_{EE}		Ground
46	DI09N	LVDS In	Data Input #9, inverted
47	DI09P	LVDS In	Data Input #9, non-inverted
48	t.b.l.o.		to be left open



Pin Description Transmitter (cont'd)

Pin No.	Symbol	Level/ Logic	Description
49	V_{EE}		Ground
50	V_{EE}		Ground
51	DI10N	LVDS In	Data Input #10, inverted
52	DI10P	LVDS In	Data Input #10, non-inverted
53	V_{EE}		Ground
54	V_{EE}		Ground
55	DI11N	LVDS In	Data Input #11, inverted
56	DI11P	LVDS In	Data Input #11, non-inverted
57	V_{EE}		Ground
58	V_{EE}		Ground
59	DI12N	LVDS In	Data Input #12, inverted
60	DI12P	LVDS In	Data Input #12, non-inverted
61	V_{EE}		Ground
62	V_{EE}		Ground
63	t.b.l.o.		to be left open
64	-RESET	LVCMOS In	High = laser diode array is active Low = switches laser diode array off This input has an internal pull-down resistor to ensure laser safety switch off in case of unconnected -RESET input
65	V_{EE}		Ground
66	V_{EE}		Ground
67	LE	LVCMOS In	Laser ENABLE. High active. High = laser array is on if –LE is also active. Low = laser array is off. This input has an internal pull-up, therefore can be left open.
68	-LE		Laser ENABLE. Low active. Low = laser array is on if LE is also active. This input has an internal pull-down, therefore can be left open.
69	t.b.l.o.		to be left open
70	t.b.l.o.		to be left open
71	t.b.l.o.		to be left open
72	$V_{\sf CC}$		Power supply voltage of laser driver



Pin Description Receiver

Pin No.	Symbol	Level/ Logic	Description
1	V_{EE}		Ground
2	$V_{\rm CC}$		Power supply voltage of preamplifier and analog circuitry
3	$V_{\sf CCO}$		Power supply voltage of output stages
4	t.b.l.o.		to be left open
5	OEN	LVCMOS In	Output Enable High = normal operation Low = sets all Data Outputs to low This input has an internal pull-up resistor which pulls to high level when this input is left open
6	SD1	LVCMOS Out	Signal Detect on fiber #1. High = signal of sufficient AC power is present on fiber #1 Low = signal on fiber #1 is insufficient.
7	$V_{\sf CCO}$		Power supply voltage of output stages
8	V_{EE}		Ground
9	t.b.l.o.		to be left open
10	V_{EE}		Ground
11	V_{EE}		Ground
12	V_{EE}		Ground
13	DO01P	LVDS Out	Data Output #1, non-inverted
14	DO01N	LVDS Out	Data Output #1, inverted
15	V_{EE}		Ground
16	V_{EE}		Ground
17	DO02P	LVDS Out	Data Output #2, non-inverted
18	DO02N	LVDS Out	Data Output #2, inverted
19	V_{EE}		Ground
20	V_{EE}		Ground
21	DO03P	LVDS Out	Data Output #3, non-inverted
22	DO03N	LVDS Out	Data Output #3, inverted
23	V_{EE}		Ground
24	V_{EE}		Ground
25	t.b.l.o.		to be left open
26	DO04P	LVDS Out	Data Output #4, non-inverted



Pin Description Receiver (cont'd)

Pin	Symbol	Level/ Logic	Description
No.		_	
27	DO04N	LVDS Out	Data Output #4, inverted
28	V_{EE}		Ground
29	DO05P	LVDS Out	Data Output #5, non-inverted
30	DO05N	LVDS Out	Data Output #5, inverted
31	V_{EE}		Ground
32	V_{EE}		Ground
33	DO06P	LVDS Out	Data Output #6, non-inverted
34	DO06N	LVDS Out	Data Output #6, inverted
35	V_{EE}		Ground
36	V_{EE}		Ground
37	DO07P	LVDS Out	Data Output #7, non-inverted
38	DO07N	LVDS Out	Data Output #7, inverted
39	V_{EE}		Ground
40	V_{EE}		Ground
41	DO08P	LVDS Out	Data Output #8, non-inverted
42	DO08N	LVDS Out	Data Output #8, inverted
43	V_{EE}		Ground
44	V_{EE}		Ground
45	V_{EE}		Ground
46	DO09P	LVDS Out	Data Output #9, non-inverted
47	DO09N	LVDS Out	Data Output #9, inverted
48	t.b.l.o.		to be left open
49	V_{EE}		Ground
50	V_{EE}		Ground
51	DO10P	LVDS Out	Data Output #10, non-inverted
52	DO10N	LVDS Out	Data Output #10, inverted
53	V_{EE}		Ground
54	V_{EE}		Ground
55	DO11P	LVDS Out	Data Output #11, non-inverted
56	DO11N	LVDS Out	Data Output #11, inverted
57	V_{EE}		Ground
58	V_{EE}		Ground



Pin Description Receiver (cont'd)

Pin No.	Symbol	Level/ Logic	Description
59	DO12P	LVDS Out	Data Output #12, non-inverted
60	DO12N	LVDS Out	Data Output #12, inverted
61	V_{EE}		Ground
62	V_{EE}		Ground
63	V_{EE}		Ground
64	t.b.l.o.		to be left open
65	V_{EE}		Ground
66	$V_{\sf CCO}$		Power supply voltage of output stages
67	-SD12	LVCMOS Out low active	Signal Detect on fiber #12 Low = signal of sufficient AC power is present on fiber #12 High = signal on fiber #12 is insufficient.
68	ENSD	LVCMOS In	Enable Signal Detect High = SD1 and SD12 function enabled Low = SD1 and SD12 are set to permanent active. This input has an internal pull-up resistor which pulls to high level when this input is left open
69	t.b.l.o.		to be left open
70	$V_{\rm CC}$		Power supply voltage of preamplifier and analog circuitry
71	V_{CC}		Power supply voltage of preamplifier and analog circuitry
72	V_{EE}		Ground



Description

Description

PAROLI is a parallel optical link for high-speed data transmission. A complete PAROLI system consists of a transmitter module, a 12-channel fiber optic cable, and a receiver module.

Transmitter V23814-U1306-M130

The transmitter module converts parallel electrical input signals via a laser driver and a Vertical Cavity Surface Emitting Laser (VCSEL) diode array into parallel optical output signals. All input data signals are Low Voltage Differential Signals (LVDS). The data rate is up to 1600 Mbit/s for each channel. The transmitter module's min. data rate $DR_{\rm min}$ depends on the disparity D and on the duty cycle of the electrical input data. If the duty cycle exceeds 57%, the channel will be shut down with a minimum response time of 1 μ s. (See "Laser Safety Design Considerations" on **Page 12**). If the input duty cycle does not exceed 57%, the channel will be switched off if the input data's maximal run length of '1' bits exceeds the response time of 1 μ s. In the worst case the input data's maximal running length of '1' bits equals it's disparity D. From this we derive the following expression for $DR_{\rm min}$, the minimum data rate:

$$DR_{\min} = D$$
 [Mbit/s]

Notes:

- 1. The running disparity of a data stream is the difference of the number of ones and zeroes of that data stream. The disparity *D* is the maximum value of the running disparity for all possible starting points (with running disparity set to zero at the starting point) in the data stream.
- 2. The run length is the maximal number of consecutive ones or zeroes in a data stream. The run length is \leq the disparity D.
- 3. Important:

 DR_{\min} rate of the PAROLI link is higher than the value of DR_{\min} of the transmitter module, as DR_{\min} of the receiver module is higher.

(See "Receiver V23815-U1306-M130" on Page 11)

A logic low level at –RESET switches all laser outputs off. During power-up –RESET must be used as a power-on reset which disables the laser driver and laser control until the power supply has reached a 3 V level.

The Laser Controller Up (LCU) output is low if a laser fault is detected or –RESET is forced to low.

All Onondaga signals have LVCMOS levels.

Transmission delay of the PAROLI system is ≤ 1 ns for the transmitter, ≤ 1 ns for the receiver and approximately 5 ns per meter for the fiber optic cable.



Description




Figure 2 Transmitter Block Diagram



Description

Receiver V23815-U1306-M130

The PAROLI receiver module converts parallel optical input signals into parallel electrical output signals. The optical signals received are converted into voltage signals by PIN diodes, transimpedance amplifiers, and gain amplifiers. All output data signals are Low Voltage Differential Signals (LVDS).

The data rate is up to 1600 Mbit/s for each channel. The receiver module's min. data rate DR_{\min} depends on the disparity D of the optical input data (coming fro a transmitter module). It is given by the following expression:

$$DR_{min} = 8 \cdot D$$
 [Mbit/s]

Note: The running disparity of a data stream is the difference of the number of ones and zeroes of that data stream. The disparity *D* is the maximum value of the running disparity for all possible starting points (with running disparity set to zero at the starting point) in the data stream.

Additional Signal Detect outputs (SD1 active high / SD12 active low) show whether an optical AC input signal is present at data input 1 and/or 12. The signal detect circuit can be disabled with a logic low at ENSD. The disabled signal detect circuit will permanently generate an active level at Signal Detect outputs, even if there is insufficient signal input. This could be used for test purposes.

A logic low at LVDS Output Enable (OEN) sets all data outputs to logic low. SD outputs will not be effected.

All non data signals have LVCMOS levels. Transmission delay of the PAROLI system is at a maximum 1 ns for the transmitter, 1 ns for the receiver and approximately 5 ns per meter for the fiber optic cable.




Figure 3 Receiver Block Diagram

Data Sheet 11 2001-11-28



Laser Safety

Laser Safety

The transmitter of the AC coupled Parallel Optical Link (PAROLI) is an FDA Class 1 laser product. It complies with FDA regulations 21 CFR 1040.10 and 1040.11. The transmitter is also an IEC Class 1 laser product as defined by IEC 60825-1 Amend. 2. To avoid possible exposure to hazardous levels of invisible laser radiation, do not exceed maximum ratings.

The PAROLI module must be operated under the specified operating conditions (supply voltage between 3.0 V and 3.6 V, case temperature between 0°C and 80°C) under any circumstances to ensure laser safety.

Attention: Class 1 Laser Product

Note: Any modification of the module will be considered an act of "manufacturing," and will require, under law, recertification of the product under FDA (21 CFR 1040.10 (i)).




Figure 4 Laser Emission

Laser Safety Design Considerations

To ensure laser safety for all input data patterns each channel is controlled internally and will be switched off if the laser safety limits are exceeded.

A channel alerter switches the respective data channel output off if the input duty cycle permanently exceeds 57%. The alerter will not disable the channel below an input duty cycle of 57% under all circumstances.

The minimum alerter response time is 1 μ s with a constant high input, i.e. in the input pattern the time interval of excessive high input (e.g. '1's in excess of a 57% duty cycle, consecutive or non-consecutive) must not exceed 1 μ s, otherwise the respective channel will be switched off. The alerter switches the respective channel from off to on without the need of resetting the module if the input duty cycle is no longer violated.

All of the channel alerters operate independently, i.e. an alert within a channel does not affect the other channels. To decrease the power consumption of the module unused channel inputs can be tied to high input level. In this way a portion of the supply current in this channel is triggered to shut down by the corresponding alerter.



Technical Data

Stress beyond the values stated below may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

Absolute Maximum Ratings

Parameter	Symbol	Lim	Limit Values	
		min.	max.	
Supply Voltage	$V_{\rm CC} - V_{\rm EE}$	-0.3	4.5	V
Data/Control Input Levels 1)	V_{IN}	-0.5	V _{CC} +0.5	
LVDS Input Differential Voltage ²⁾	$ V_{ID} $		2.0	
Operating Case Temperature ³⁾	T_{CASE}	0	80	°C
Storage Ambient Temperature	T_{STG}	-20	100	
Operating Moisture		20	85	%
Storage Moisture		20	85	
Soldering Conditions Temp/Time ⁴⁾	$T_{\mathrm{SOLD}},$ t_{SOLD}		260/10	°C/s
ESD Resistance (all pins to $V_{\rm EE}$, human body model) 5)			1	kV

¹⁾ At LVDS and LVCMOS inputs.

 $[|]V_{ID}| = |(\text{input voltage of non-inverted input minus input voltage of inverted input})|.$

³⁾ Measured at case temperature reference point (see Package Outlines **Figure 15**).

⁴⁾ Hot bar or hot air soldering.

⁵⁾ To avoid electrostatic damage, handling cautions similar to those used for MOS devices must be observed.



Recommended Operating Conditions

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Transmitter	<u> </u>			
Power Supply Voltage	$V_{\sf CC}$	3.0	3.6	٧
Noise on Power Supply ¹⁾	N_{PS1}		50	mV
Noise on Power Supply ²⁾	N_{PS2}		100	
LVDS Input Voltage Range 3), 4)	V_{LVDSI}	500	$V_{\sf CC}$	
LVDS Input Differential Voltage ^{5), 4)}	$ V_{ID} $	100	1000	
LVDS Input Skew ⁶⁾	$t_{\sf SPN}$		$0.5 \mathrm{x} t_{\mathrm{R}}, t_{\mathrm{F}}$	ps
LVDS Input Rise/Fall Time ⁷⁾	t_{R},t_{F}	100	300	
LVCMOS Input High Voltage	$V_{LVCMOSIH}$	2.0	$V_{\sf CC}$	٧
LVCMOS Input Low Voltage	$V_{LVCMOSIL}$	V_{EE}	0.8	
LVCMOS Input Rise/Fall Time®	t_{R},t_{F}		20	ns
Receiver	·			
Power Supply Voltage	$V_{\sf CC}$	3.0	3.6	٧
Noise on Power Supply ¹⁾	N_{PS1}		50	mV
Noise on Power Supply ²⁾	N_{PS2}		100	
Differential LVDS Termination Impedance	R_{t}	80	120	Ω
LVCMOS Input High Voltage	$V_{LVCMOSIH}$	2.0	$V_{\sf CC}$	٧
LVCMOS Input Low Voltage	$V_{LVCMOSIL}$	V_{EE}	0.8	
LVCMOS Input Rise/Fall Time®	t_{R},t_{F}		20	ns
Optical Input Rise/Fall Time ⁷⁾	t_{R},t_{F}		400	ps
Input Extinction Ratio	ER	5.0		dB
Input Center Wavelength	$\lambda_{\mathbf{C}}$	820	860	nm

Voltages refer to $V_{\rm EE}$ = 0 V.

Data Sheet 14 2001-11-28

Noise frequency is 1 kHz to 10 MHz. Voltage is peak-to-peak value.

Noise frequency is > 10 MHz. Voltage is peak-to-peak value.

³⁾ This implies that the input stage can be AC coupled.

⁴⁾ Level diagram: see Figure 5

 $[|]V_{\text{ID}}| = |(\text{input voltage of non-inverted input minus input voltage of inverted input})|.$

⁶⁾ Skew between positive and negative inputs measured at 50% level.

⁷⁾ 20% - 80% level.

⁸⁾ Measured between 0.8 V and 2.0 V.






Figure 5 Input Level Diagram




Figure 6 LVDS Input Stage



The electro-optical characteristics described in the following tables are valid only for use under the recommended operating conditions.

Transmitter Electrical Characteristics

Parameter	Symbol	Limit Values			Unit
		min.	typ.	max.	
Supply Current	I_{CC}		350	450	mA
Power Consumption	P		1.2	1.6	W
Data Rate per Channel	DR	1)		1600	Mbit/s
LVCMOS Output Voltage Low	$V_{LVCMOSOL}$			0.4	V
LVCMOS Output Voltage High	$V_{LVCMOSOH}$	2.5			
LVCMOS Input Current High/Low	$I_{LVCMOSI}$	-500		500	μΑ
LVCMOS Output Current High ²⁾	$I_{\rm LVCMOSOH}$			0.5	mA
LVCMOS Output Current Low ³⁾	$I_{LVCMOSOL}$			4.0	
LVDS Differential Input Impedance ⁴⁾	R_{IN}	80		120	Ω
LVDS Input Differential Current	$ I_1 $			5.0	mA

 $^{^{1)}}$ $DR_{min} = D$ [Mbit/s], with D: disparity of the input pattern. (See "Transmitter V23814-U1306-M130" on **Page 9**.)

²⁾ Source current.

³⁾ Sink current.

⁴⁾ LVDS input stage.



Transmitter Electro-Optical Characteristics

Parameter	Symbol	Limit Values			Unit
		min.	typ.	max.	
Optical Rise Time ¹⁾	t_{R}			400	ps
Optical Fall Time ¹⁾	t_{F}			400	
Random Jitter (14 σ) ²⁾	J_{R}			0.23	UI
Deterministic Jitter	J_{D}			0.20	
Channel-to-channel skew ³⁾	t_{CSK}			75	ps
Launched Average Power	P_{AVG}	-11.0		-5.0	dBm
Launched Power Shutdown	P_{SD}			-30.0	
Center Wavelength	$\lambda_{\mathbf{C}}$	840		860	nm
Spectral Width (FWHM)	Δλ			2	
Spectral Width (rms)	Δλ			0.85	
Relative Intensity Noise	RIN			-116	dB/Hz
Extinction Ratio (dynamic)	ER	6.0			dB

Optical parameters valid for each channel.

With input channel-to-channel skew 0 ps and a maximum LVDS channel-to-channel average deviation and swing deviation of 5%.




Figure 7 Timing Diagram

^{20% - 80%} level, measured using a GBE (Gigabit Ethernet) filter.

²⁾ Measured with 01010... (square) optical output pattern and in module thermal steady state status. Without cooling this steady state status is reached after approximately 10 minutes.



Parameter	Symbol	Limit Values		Unit
		min.	max.	
-RESET on Delay Time	t ₁		100	ms
-RESET off Delay Time	t_2		50	μs
-RESET Low Duration 1)	<i>t</i> ₃	10		

Only when not used as power on reset. At any failure recovery, -RESET must be brought to low level for at least t_3 .

Receiver Electrical Characteristics

Parameter	Symbol		Limit Val	ues	Unit	
		min.	typ.	max.		
Supply Current	I_{CC}		250	350	mA	
Power Consumption	P		0.8	1.3	W	
LVDS Output Low Voltage 1), 2)	V_{LVDSOL}	925			mV	
LVDS Output High Voltage 1), 2)	V_{LVDSOH}			1475		
LVDS Output Differential Voltage ^{1), 2), 3)}	$ V_{OD} $	250		400		
LVDS Output Offset Voltage ^{1), 2), 4)}	V_{OS}	1125		1275		
LVDS Rise/Fall Time ⁵⁾	t_{R},t_{F}			400	ps	
LVCMOS Output Voltage Low	$I_{LVCMOSOL}$			400	mV	
LVCMOS Output Voltage High	$I_{LVCMOSOH}$	2500				
LVCMOS Input Current High/Low	$I_{LVCMOSI}$	-500		500	μΑ	
LVCMOS Output Current High®	$I_{LVCMOSOH}$			0.5	mA	
LVCMOS Output Current Low7)	$I_{LVCMOSOL}$			4.0		
Random Jitter (14 σ) ^{8), 9)}	J_{R}			0.31	UI	
Deterministic Jitter®	J_{D}			0.08		
Channel-to-channel skew ¹⁰⁾	t_{CSK}			75	ps	

¹⁾ Level diagram: see Figure 8

Data Sheet 18 2001-11-28

LVDS output must be terminated differentially with $R_{\rm t}$.

 $[|]V_{\text{OD}}| = |(\text{output voltage of non-inverted output minus output voltage of inverted output})|.$

 $^{^{4)}}$ $V_{\rm OS}$ = 1/2 (output voltage of inverted output + output voltage of non-inverted output).

Measured between 20% and 80% level with a maximum capacitive load of 5 pF.

⁶⁾ Source current

⁷⁾ Sink current

⁸⁾ With no optical input jitter.

⁹⁾ At sensitivity limit of -18.0 dBm at infinite ER.

¹⁰⁾ With input channel-to-channel skew 0 ps.






Figure 8 Output Level Diagram

Receiver Electro-Optical Characteristics

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Data Rate Per Channel	DR	1)	1600	Mbit/s
Sensitivity (Average Power) ²⁾	P_{IN}		-18.0	dBm
Saturation (Average Power) ²⁾	P_{SAT}	-5.0		
Signal Detect Assert Level ³⁾	P_{SDA}		-19.0	
Signal Detect Deassert Level ³⁾	P_{SDD}	-28.0		
Signal Detect Hysteresis ³⁾	$\begin{array}{c} P_{SDA} \\ -P_{SDD} \end{array}$	1.0	4.0	dB
Return Loss of Receiver	A_{RL}	12		

Optical parameters valid for each channel.

 $P_{\rm SDA}$: Average optical power when SD switches from inactive to active.

 P_{SDD} : Average optical power when SD switches from active to inactive.

¹⁾ $DR_{min} = 8 \cdot D$ [Mbit/s], with D: disparity of the input pattern. (See "Receiver V23815-U1306-M130" on **Page 11**.)

²⁾ $D \le 100$, BER = 10^{-12} , Extinction ratio = infinite.

³⁾ Extinction ratio = infinite,






Figure 9 Timing Diagrams

Parameter	Symbol	max.	Unit
Signal Detect Deassert Time	t_1	10	μs
Signal Detect Assert Time	t_2	10	
LVDS Output Enable off Delay Time	t_3	20	ns
LVDS Output Enable on Delay Time	t_4	20	



Assembly

On the next pages are some figures to assist the customer in designing his printed circuit board (PCB). **Figure 10** shows the mechanical dimensions of the PAROLI transmitter and receiver modules and **Figure 11** to **Figure 13** give the dimensions of the holes and solder pads on a customer PCB that are necessary to mount the modules on this PCB. Keeping the tolerances for the PCB given in **Figure 11** to **Figure 13** is required to properly attach the PAROLI transmitter and receiver module to the PCB.

Attachment to the customer PCB should be done with four M2 screws torqued to 0.25 Nm + 0.05 Nm (see **Figure 10**, cross section B-B). The screw length *a* should be 3 to 4 mm plus the thickness *b* of the customer PCB.

Special care must be taken to remove residues from the soldering and washing process which can impact the mechanical function. Avoid the use of aggressive organic solvents like ketones, ethers, etc. Consult the supplier of the PAROLI modules and the supplier of the solder paste and flux for recommended cleaning solvents.

The following common cleaning solvents will not affect the module: deionized water, ethanol, and isopropyl alcohol. Air-drying is recommended to a maximum temperature of 150°C. Do not use ultrasonics.

During soldering, heat must be applied to the leads only, to ensure that the case temperature never exceeds 150°C. The module must be mounted with a hot-air or hot-bar soldering process using a SnPb solder type, e.g. Sn62Pb36Ag2, in accordance with ISO 9435.






Figure 10 Drawing of the PAROLI Transmitter and Receiver Module






Figure 11 Recommended Circuit Board Layout: Transmitter






Figure 12 Recommended Circuit Board Layout: Receiver

No electronic components are allowed on the customer PCB within the area covered by the PAROLI module and the jumper used to attach a ribbon fiber cable.






Figure 13 Mounting Hole, Detail Y (see Figure 11 and Figure 12)