

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







VBG08H-E



Ignition coil driver power I.C.

Datasheet - production data



Features

HV _{CL}	I _{NOM}	V _S	Is
360 V	8 A ⁽¹⁾	6 - 40 V	5 mA

- 1. Max operative current
- Smart electronic ignition with embedded IGBT power stage
- Coil current limiter
- · Current threshold flag diagnostic output
- Enable pin
- Slow turn-on
- Soft shut down (SSD) operated by low voltage clamp circuit (LVC)
- SSD activated by
 - Thermal intervention (T_i > 150°C)
 - Enable pin
 - Input overvoltage
 - Battery overvoltage

- Battery fault tolerant pins
- ESD protected
- TTL compatible

Description

VBG08H is a single channel driver, plus an IGBT power stage internally assembled using Chip On Chip (COC) hybrid technology.

The two chips are assembled together in the OctaPAK[®] package.

The device comes with several built-in protections like a coil current limiter, thermal monitoring circuit, which triggers a Soft Shut Down (SSD) as soon as the maximum allowable temperature is reached (TSD). It avoids extra voltage on the secondary side of the coil transformer.

The Slow Turn On circuit (STO), avoids unwanted sparks during first negative dV/dt of HVC voltage at turn on.

The current flag circuit provides an output logical signal voltage when the coil current reaches a fixed threshold.

Table 1. Device summary

Package	Order codes			
	Tube	Tape and reel		
OctaPAK	VBG08H-E	VBG08HTR-E		

Contents VBG08H-E

Contents

1	Deta	illed description	5
	1.1	Slow turn-on	6
	1.2	Input over voltage (INP_OV)	6
	1.3	Battery overvoltage	6
2	Bloc	k diagram	7
3	Elec	trical specifications	9
	3.1	Absolute maximum ratings	0
	3.2	Thermal data1	11
	3.3	Electrical characteristics	11
4	Elec	trical transient requirements2	<u>2</u> 5
	4.1	General setup	25
5	РСВ	layout suggestions and PGND disconnection 2	?7
6	Pack	kage and PCB thermal data	28
	6.1	OctaPAK thermal data	28
7	Pack	kage informations	;1
	7.1	ECOPACK® 3	31
	7.2	OctaPAK package information	31
8	Revi	sion history 3	3



VBG08H-E List of tables

List of tables

Table 1.	Device summary	1
Table 2.	Pin name and function	8
Table 3.	Suggested component values for the application circuit	. 10
Table 4.	Absolute maximum ratings	. 10
Table 5.	Thermal data (estimated)	. 11
Table 6.	Power section	. 11
Table 7.	Timing characteristics	. 12
Table 8.	Electrical transient requirements (part 1/3)	. 26
Table 9.	Electrical transient requirements (part 2/3)	. 26
Table 10.	Electrical transient requirements (part 3/3)	. 26
Table 11.	PCB properties	. 28
Table 12.	Thermal parameters	
Table 13.	OctaPAK mechanical data	. 32
Table 14.	Document revision history	. 33



List of figures VBG08H-E

List of figures

Figure 1.	Block diagram schematic	. 7
Figure 2.	OctaPAK top view	. 7
Figure 3.	Voltage and current conventions	. 9
Figure 4.	Application circuit	. 9
Figure 5.	Input control vs VHVC time definitions	13
Figure 6.	Electrical characteristics timing	14
Figure 7.	Current limit without TSD activation Tj < TSD	15
Figure 8.	Current limit followed by TSD activation (T _j = TSD) (case 1)	16
Figure 9.	Current limit followed by TSD activation ($T_i = TSD$) (case 2)	17
Figure 10.	Thermal cycling behavior	18
Figure 11.	Switch on attempt at T _i > T _{SSD}	18
Figure 12.	Soft switch off caused by EN pin pulled high	19
Figure 13.	Coil current discharge completion after releasing of EN pin	20
Figure 14.	Device behaviour when EN pin becomes high before low to high transition of Input	
	command	
Figure 15.	Device behaviour when EN pin is pulled up and down while Input command is still high .	
Figure 16.	Device behavior in case of Input over voltage	
Figure 17.	Device behavior in case of battery over voltage	
Figure 18.	Current flag threshold vs temperature for I _{FLAG} = 6.5 A	
Figure 19.	HV self clamped energy capability	
Figure 20.	General ISO Pulse schematic	
Figure 21.	ISO Pulse schematic for pulse type 5b	
Figure 22.	OctaPAK on two-layers PCB	
Figure 23.	OctaPAK on four-layers PCB	
Figure 24.	R _{thj-amb} vs PCB copper area in open box free air condition (one channel on)	
Figure 25.	OctaPAK thermal impedance junction ambient single pulse (one channel on)	
Figure 26.	Thermal fitting model of a double-channel HSD in OctaPAK	
Figure 27.	OctaPAK package dimensions	31



VBG08H-E Detailed description

1 Detailed description

VBG08H is a single channel driver, plus an IGBT power stage internally assembled using Chip On Chip (COC) hybrid technology. The Power Stage integrates the current shunt resistor for sensing the coil current, and the thermal diode for monitoring the temperature which triggers the TSD intervention.

The two chips are assembled together in the OctaPAK[®] package. The device is intended for driving huge inductive loads in harsh automotive environments (as electronic ignitions). The functional block diagram is shown in *Figure 1*.

The IGBT is controlled by the input signals pin INP. In particular, when the device is enabled (EN pin is at "0"), the transition low to high of INP pin turns-on the IGBT, while, the transition high to low of the same input signal, turns-off the IGBT causing an extra voltage on the secondary side of the coil transformer, generating a spark in the spark system plug.

The implemented features offer a specific design advantage that makes the VBG08H particularly suitable for E.C.U. applications.

The device comes with several built-in protections like a coil current limiter, a thermal monitoring circuit, which triggers a Soft Shut Down (SSD) as soon as the maximum allowable temperature is reached (TSD), avoiding to generate an extra voltage on the secondary side of the coil transformer.

Soft shut down is performed using a Low Voltage Clamp (LVC) circuit, which clamps the primary coil winding at a fixed voltage, with respect to the battery value: LVC is activated as the result of a logical OR combination among different fault conditions: thermal shutdown, input overvoltage, internal wire bonding disconnection, supply overvoltage, device disabling in ON-state (EN pin pulled high while INP pin is high).

All these fault events trigger the soft shut down operation and cause a slow discharge of the coil current, avoiding generating any undesired sparks.

If SSD is activated by TSD, the complete slow coil current discharge depends on the duration of input signal in the high state. If the input signal is high for a time longer than the coil discharge time, the SSD stays activated until the coil is completely discharged (zero coil current).

Anyway, if the input command signal arrives while the SSD is active, the LVC is immediately disabled for allowing the spark generation with the residual energy.

SSD timing diagrams are shown in Figure 7, Figure 8 and Figure 9.

In case of thermal intervention, the IGBT remains switched off until the internal junction temperature, decreasing, reaches a lower temperature threshold, which corresponds to the fixed temperature hysteresis. In addition to the built-in protections above described, the chip is equipped with a single current flag diagnostic output.

Current Flag circuit provides an output logical signal voltage, which goes low (after a filtering time) when the input control pin goes high, and returns high when the coil current reaches a fixed value threshold. An internal voltage regulator, connected to the battery pin V_S supplies all the internal circuitry.

The EN pin is intended as chip enable pin and it is used for enabling / disabling the device (see *Figure 6*).



Detailed description VBG08H-E

The event "EN pulled high" is stored inside internal register and causes the complete slow discharge of coil current.

Device can restart when the EN pin is pulled low and after the first low to high transition of the input pin. *Figure 12*, *Figure 13*, *Figure 14* and *Figure 15*, show device behavior, with different combinations of INP and EN signal pins. This pin is provided with an internal pull-up current source, which disables the chip by default, in case the pin is left floating.

1.1 Slow turn-on

Device is internally equipped with a completely integrated Slow Turn On circuit (STO), that helps avoiding unwanted sparks during first negative dV/dt of HVC voltage at turn on (see *Figure 5*).

1.2 Input over voltage (INP OV)

Device is internally equipped with a built in protection which is activated in case of command input pin over voltage. If the input pin is shorted with a supply voltage (V_{BATT} or V_{S}), which is above the internal fixed threshold "INP $_{OV_TH_H}$ ", the device operates a soft shutdown which slowly discharges the coil current. This event is managed by the device as a "real time event", so the completion of coil current discharge depends on the time duration of the INP $_{OV}$ detection. As soon as the INP $_{OV}$ condition is removed (voltage at input pin decreases below the second lower threshold voltage "INP $_{OV_TH_H}$ - INP $_{OV_HYS}$ "), the device can be switched on, if a normal high state voltage is applied on the command input pin. See *Figure 16* for more details.

1.3 Battery overvoltage

When the supply voltage V_S overcomes the " $V_{S_OFF_TH}$ " (battery load dump) for a time longer than 220 μs (typ), the device operates a soft shutdown until the complete coil current discharge. The device remains switched off until the battery voltage falls under the second lower threshold voltage, which corresponds to the prefixed hysteresis parameter " $V_{S_OFF_HYS}$ ".

Once this condition is verified, only a low to high transition of command input pin can turn on the device. See *Figure 17* for more details.




VBG08H-E Block diagram

2 Block diagram

Figure 1. Block diagram schematic vs HVC √W√ RHV VS_OFF LVC 5V REG HV Clamp **↓** REF INP_OV POR LVC_EN LVC_EN IGBT_ON **IGBT** Driver & STO LOGIC ⇒Trimm_C_Flag TŞ1 Fuses Trimming Cells ROM SP Curr. Limiter ⇒Trimm_C_Lim ⇒Trimm_TH_D C.F. ⊐Trimm_TH_D TSD THD_fault SN Thermal Shut Down Curr. Flag Trimm_CF OSC 2 Mhz PGND1 PGND2 GND GAPGCFT00182





Block diagram VBG08H-E

Table 2. Pin name and function


Pin number	Pin name	Pin function
1	PGND1	Power GND
2	INP	Input control pin / pulled down if left floating
3	V_S	Battery supply voltage
4	EN	Chip enable control pin / pulled up if left floating
5	GND	Controller GND
6	C.F.	Current flag output / open drain
7	PGND2	Power GND
TAB	HVC	IGBT HV collector

Electrical specifications 3

 I_S **I**HVC V_{S} HVC INP V_{HVC} VBG08H GND PGND1 PGND2 I_{PGND2} I_{PGND1} GAPGCFT00184

Figure 3. Voltage and current conventions





99 1			
Туре	Description	Value	
R1	C _{Flag} filter resistor	1 K	
R2	C _{Flag} filter resistor	≥ 4 K	
C1	V _{CC} capacitor	100 nF	
C2	V _{CC} capacitor	10 μF	
C3	C _{Flag} filter capacitor	(1)	

Table 3. Suggested component values for the application circuit

Absolute maximum ratings 3.1

Stressing the device above the ratings listed in Table 4 may cause permanent damage to the device itself. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions reported in this section for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit
V _{HVC}	Collector voltage (internally limited)	-16 to V _{clamp}	V
I _{HVC}	Collector current (internally limited)	Internally limited	Α
V _S	I.C. supply voltage range	-0.3 to 40	V
V _{INP}	Input voltage	-0.3 to 28	V
V _{CF}	Current flag output voltage	-0.3 to 5.5	V
I _{CF}	Flag output current	1.5	mA
V _{EN}	Enable voltage	-0.3 to 28	V
ESCIS25	Single pulse SCIS energy (T _j = 25°C; L = 6 mH)	265	mJ
ESCIS150	Single pulse SCIS energy (T _j = 150°C; L = 6 mH)	175 ⁽²⁾	mJ
V _{ESD}	ESD voltage (HVC pin) (HBM: R = 1.5 KΩ; C = 100 pF)	4	KV
V _{ESD}	ESD voltage (all pins) (HBM: R = 1.5 KΩ; C = 100 pF)	2	KV
T _j	Operating junction temperature	-40 to 175	°C
T _{stg}	Storage temperature range	-55 to 175	°C
I _{(HVC)_UNDGND}	Max underground collector current (t_app ≤ 100 µs)	-6	Α
	Short circuit withstand time R _{SC} = 0 Ω ; I _{HVC} = 10.5 A (maximum current limitation)		
t _{SC_MAX}	- V _S up to 16 V	No constrains	
	$-16 \text{ V} < \text{V}_{\text{S}} \le 24 \text{ V}$	5	ms
	$-24 < V_{S} \le 28V$	2	ms

Table 4. Absolute maximum ratings⁽¹⁾

10/34 DocID024413 Rev 3



^{1.} Application dependent.

^{1.} Refer to *Figure 3* for voltage or currents conventions.

In case of the device switch-off occurs in current limitation with open secondary condition, the energy limit must not be exceeded. The double fault condition is not provided.

3.2 Thermal data

Table 5. Thermal data (estimated)

Symbol	Parameter	Value	Unit
R _{tj-case}	Thermal resistance junction-case	0.55	°C/W
R _{tj-amb}	Thermal resistance junction-ambient	see Figure 24	°C/W

3.3 Electrical characteristics

-40°C < T_j < 150°C; V_S = 6 \div 28 V, unless otherwise specified.

Table 6. Power section

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{HV_CLAMP}	V _{HVC} high voltage clamp	I _{HVC} = 6.5 A	320	360	400	V
V _{LV_CLAMP}	V _{HVC} low voltage clamp	I _{HVC} = 6.5 A	V _S + 7	V _S + 10	V _S + 13	V
V _{CE_SAT1}	V _{HVC} : collector to emitter saturation voltage	V _S = 13.5 V; I _{HVC} = 4 A			1.5	V
V _{CE_SAT2}	V _{HVC} : collector to emitter saturation voltage	V _S = 13.5 V; I _{HVC} = 6.5 A			1.8	V
I _{S_STBY}	Standby supply current	IN = 0; EN = 0; IN = X; EN = 1; V _S = 13.5 V		5	6	mA
V _S	Operative DC supply voltage		5.4		28	٧
V _{S_OFF_TH}	V _S overvoltage threshold		29	32	35	V
V _{S_OFF_HYS}	V _S overvoltage hysteresis		0.5		3	V
I _{COIL_NOM}	Operative coil current range		0		8	Α
	Cail augrant limit	-40 °C < T_j < 125°C; $V_S = 6 \text{ V}$			10.5	Α
I _{COIL_LIM}	Coil current limit	-40 °C < T_j < 125°C; 9 V ≤ V_S ≤ 28 V	8.5	9.5	10.5	Α
I _{CES}	Collector current (including the RHV contribution)	$V_{CE} = 28 \text{ V}; V_{INP} = 0 \text{ V};$ $T_j = 125^{\circ}\text{C}$	0.3		1	mA
V _{INP_H}	High level input voltage		3			V
V _{INP_L}	Low level input voltage				1.5	V
V _{INP_HYS}	Input threshold hysteresis		0.2			٧
I _{IN_PDW}	Input pull down current	V _{INP} = 4 V	10	20	30	μΑ
INP_OV_TH_H	Input overvoltage activation threshold		8	9	10	V



Table 6. Power section (continued)


Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
INP_OV_HYS	Input overvoltage hysteresis		0.8	1.4	2	٧
V _{CF_L}	Low level C.F. output voltage	I _{CF} = 1 mA			0.8	٧
I _{CF_leakage}	Leakage current on flag output	V _{INP} = 0; V _{CF} = 4 V; V _S = 13.5 V			10	μА
		-40 °C $\leq T_j < 25$ °C	5.85		7	
	Coil current level threshold 6.5 A ⁽¹⁾	25°C ≤ T _j < 100°C	6		6.85	A
I _{CF_TH_6.5}		100°C ≤ T _j < 125°C	6.2		6.8	
		125°C ≤ T _j ≤ 150°C	6.05		6.95	
T _{SSD}	Thermal shutdown intervention		150		175	°C
T _{SSD_HYS}	Thermal hysteresis		17	25	33	°C
V _{EN_H}	High level enable voltage		3			٧
V _{EN_L}	Low level enable voltage	V _{OUT} free to follow V _{INP}			1.5	V
V _{EN_HYS}	EN input hysteresis		0.2			V
-I _{EN_PU}	Enable pin pull up current	V _{EN} = 0 V	10	20	30	μА

^{1.} See Figure 18: Current flag threshold vs temperature for IFLAG = 6.5 A).

Table 7. Timing characteristics

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
f _{CLK}			1.5	2	2.5	MHz
t _{FT_CF}	Current flag filtering time			16/f _{CLK}		μs
t _{FT_EN}	Enable filtering time			32/f _{CLK}		μs
t _{FT_INP}	Input filtering time			32/f _{CLK}		μs
td _{ON}	Delay time from INP rising edge to $V_{HVC} = 0.9 V_{S}$ (see <i>Figure 5</i>)	EN = 0; T _j = 25°C			30 ⁽¹⁾	μs
$(\Delta V_{HVC}/\Delta t)_{ON}$	HVC slope during turn-on (see <i>Figure 5</i>)	EN = 0; T _j = 25°C; V _S = 13.5 V	0.1	0.3	1	V/µs
td _{OFF}	Delay time from INP falling edge to V _{HVC} = 100 V (see <i>Figure 5</i>)	I _{COIL} = 6.5 A; EN = 0; T _j = 25°C			25	μs
HVC _{3V}	STO deactivation threshold	$T_j = 25$ °C; $V_S = 13.5 \text{ V}$		3	5	V

^{1.} Including t_{FT_INP}.






Figure 5. Input control vs $V_{\mbox{\scriptsize HVC}}$ time definitions






Figure 6. Electrical characteristics timing




Figure 7. Current limit without TSD activation $T_i < TSD$




Figure 8. Current limit followed by TSD activation ($T_i = TSD$) (case 1)

57




Figure 9. Current limit followed by TSD activation $(T_i = TSD)$ (case 2)






Figure 10. Thermal cycling behavior








Figure 12. Soft switch off caused by EN pin pulled high




Figure 13. Coil current discharge completion after releasing of EN pin

4




Figure 14. Device behaviour when EN pin becomes high before low to high transition of Input command




Figure 15. Device behaviour when EN pin is pulled up and down while Input command is still high

577





Figure 16. Device behavior in case of Input over voltage









Figure 18. Current flag threshold vs temperature for $I_{FLAG} = 6.5 A$





4 Electrical transient requirements

4.1 General setup

All ISO pulses are performed according to the following schematics (see *Figure 20* and *Figure 21*).

All ground pins (PGND1, GND and PGND2) are connected together as short as possible on the test board. The other pins (INP, EN, CF) are left open.

The load resistor is a nominal resistor 2 Ω . For breakdown level, for ISO1 and 2a 10 pulses are applied, and for ISO3a and 3b, test is applied during 1 minute.




Figure 21. ISO Pulse schematic for pulse type 5b

