imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





RAM Mapping 16*8 LED Controller Driver with keyscan

HT16K33

Revision: V.1.10 Date: May 16, 2011

www.holtek.com



Table of Contents

Feature1
Applications1
General Description1
Block Diagram
Pin Assignment
Pin Description
Approximate Internal Connections5
Absolute Maximum Ratings5
D.C. Characteristics
A.C. Characteristics
A.C. Characteristics
Timing Diagrams7
Functional Description
Power-on Reset
Standby Mode
Wake-up9
System Setup Register
ROW/INT Set Register
Display Setup Register 11
System Oscillator
Display Data Address Pointer
Key Data Address Pointer
Register Information Address Pointer12
Row Driver Outputs12
Column Driver Outputs12
Display Memory – RAM Structure
LED drive mode waveforms and scanning is as follows:13
Digital Dimming Data Input15
Keyscan17
Keyscan Timing
Keyscan & INT Timing
Key Data Memory – RAM Structure
KEY MATRIX CONFIGURATION
When pressing three or more times is assumed:
When pressing twice or more times is assumed:
Key matrix combination with 28 pin package
Key matrix combination with 24 pin package



Key matrix combination with 20 pin package24
I ² C Serial Interface
Data validity25
START and STOP conditions25
Byte format25
Acknowledge
Slave Addressing
Write Operation
Byte write operation
Page write operation28
Read Operation
Byte read operation
Page read operation29
Command Summary
HT16K33 operation flow chart
Application Circuit
LED Matrix Circuit
Package Information
20-pin SOP (300mil) Outline Dimensions
24-pin SOP (300mil) Outline Dimensions
28-pin SOP (300mil) Outline Dimensions40
Reel Dimensions41
Carrier Tape Dimensions



Feature

- Operating voltage: 4.5V~5.5V
- Integrated RC oscillator
- I²C-bus interface
- 16*8 bits RAM for display data storage
- Max. 16 x 8 patterns, 16 segments and 8 commons
- R/W address auto increment
- Max. 13 x 3 matrix key scanning
- 16-step dimming circuit
- Selection of 20/24/28-pin SOP package types

Applications

- Industrial control indicators
- Digital clocks, thermometers, counters, multimeters
- Combo sets
- VCR sets
- Instrumentation readouts
- Other consumer applications
- LED Displays

General Description

The HT16K33 is a memory mapping and multi-function LED controller driver. The max. Display segment numbers in the device is 128 patterns (16 segments and 8 commons) with a 13*3 (MAX.) matrix key scan circuit. The software configuration features of the HT16K33 makes it suitable for multiple LED applications including LED modules and display subsystems. The HT16K33 is compatible with most microcontrollers and communicates via a two-line bidirectional I²C-bus.



Block Diagram





Pin Assignment





Pin Description

Pin Name	Туре	Description
SDA	I/O	I ² C interface Serial Data Input/Output
SCL	Ι	I ² C interface Serial Clock Input
V _{DD}	—	Positive power supply for logic circuit
V _{SS}		Negative power supply for logic circuit, ground
		 Common output pin, active low during display
COM0/AD	0	• Also used as device address source output pin, active high during
		power on reset and key scan
	0	 Common output pin, active low when displaying Also used as the Key source output pin, active high during key soon
	0	operation
COM4~COM7	0	Common outputs pin, active low during display.
		28 Pin package
		ROW output pin, active high when displaying
ROW0/A2~ROW2/A0	I/O	• Also used as the device address data input pin, internal pull-low
		during power on reset and during key scan operation
		 ROW outputs pin, active high during display.
ROW3/K1~ROW14/K12	I/O	• Also used as the Key data input pin, internal pull-low during key scan
		 When the "IN I/ROW" bit of ROW/IN I set register is set to "0", this pin become a Row driver output pin, active high when displaying, and
		Kev data input during kev scan operation.
		• When the "INT/ROW" bit of ROW/INT set register is set to "1", this
ROW15/K13 /INT	I/O	pin become Interrupt signal (INT) output pin.
		• INT pin output active-high when the "act" bit of the Row/int setup
		register is set to "0".
		 INT pin output active-high when the "act" bit of the ROW/INT register is get to "4"
		Pegister is set to 1.
		ROW output pin, active high when displaying
ROW0/A1~ROW1/A0	1/0	 Also used as the device address data input nin_internal null-low
		during a power on reset and during a key scan operation
		ROW outputs pin, active high when displaying
ROW2/K1~ROW10/K9	I/O	• Also used as the Key data inputs pin, internal pull-low during a key
		scan operation
		When the "INT/ROW" bit of ROW/INT set register is set to "0", this
		Key data input during a keyscan operation
		• When the "INT/ROW" bit of ROW/INT set register is set to "1", this
ROW11/K10/INT	I/O	pin become an Interrupt signal (INT) output pin.
		• INT pin output active-high when the "act" bit of the Row/int setup
		register is set to "0".
		 INT pin output active-high when the "act" bit of the Row/int setup register is not to "1"
		20 Pin package
		ROW output pin, active high when displaying
ROW0/K1~ROW6/K7	I/O	• Also used as the Key data inputs pin, internal pull-low during a key
		scan operation
		 When the "INT/ROW" bit of the ROW/INT setup register is set to "0",
		this pin become a Row driver output, active high when displaying,
		and Key data input during a key scan operation
ROW7/K8 /INT	1/0	this pin become an Interrupt (INT) signal output pin
		• INT pin output active-high when the "act" bit of ROW/INT setup
		register is set to "0"
		• INT pin output active-high when the "act" bit of the ROW/INT set
		register is set to "1"



Approximate Internal Connections



Absolute Maximum Ratings

V_{ss} -0.3V to V_{ss} +6.5V
$V_{\rm SS}\text{-}0.3V$ to $V_{\rm DD}\text{+}0.3V$
-50°C to 125°C
40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

V_{DD} =4.5~5.5V; Ta=25°C (Unless otherwise specified)

Symbol	bol Parameter		Test Conditions	Min	Turn	Max	Unit
Symbol	Parameter	V _{DD}	Conditions	wiin.	Typ.	wax.	Unit
V _{DD}	Operating Voltage	—	_	4.5	5	5.5	V
I _{DD}	Operating Current	5	No load, normal operation, INT/ROW bit is set to "0"	_	1	2	mA
I _{STB}	Standby Current	5	No load, standby mode	—	1	10	μΑ
V _{IH}	Input high Voltage	5	SDA,SCL	$0.7V_{DD}$		V_{DD}	V
V _{IL}	Input Low Voltage	5	SDA, SCL	0		$0.3V_{\text{DD}}$	V
I	Input leakage current	_	$V_{IN} = V_{SS} \text{ or } V_{DD}$	-1	_	1	μA
R _{PL}	Input pull-low resistor	5	ROW3/K1~ROW15/K13, ROW0/A2~ROW2/A0 Keyscan during	250	_	_	ΚΩ
I _{OL1}	Low level output current	5	V _{oL} =0.4V; SDA	6		—	mA
I _{OL2}	ROW Sink Current	5	V _{oL} =0.4V, INT pin	6		—	mA
	DOW Source Current	F	V _{OH} =V _{DD} -2V, (ROW0~ROW15 pin)	-20	-25	-40	mA
OH1	ROW Source Current	5	$V_{OH} = V_{DD} - 3V$, (ROW0~ROW15 pin)	-25	-30	-50	mA
I _{math}	ROW Source Current tolerance	5	$V_{OH}=V_{DD}$ -3V, (ROW0~ROW15 pin)	_	—	5	%
I _{OL3}	COM Sink Current	5	V _{OL} =0.3V, (COM0~COM7 pin)	160	200		mA
I _{OH2}	COM Source Current	5	V _{OH} =V _{DD} -2V, (COM0~COM3 pin)	-20	-25	-40	mA

A.C. Characteristics

V_{DD} =4.5~5.5V; Ta=25°C (Unless otherwise specified)

Symbol	Deremeter		Test condition	Min	Turn	Max	Unit
Symbol	Parameter	V _{DD}	Condition	wiiri.	тур.	wax.	
t _{LED}	LED Frame time	5	1/9 Duty	7.6	9.5	11.4	ms
t _{off}	V_{DD} OFF Time	_	V_{DD} drop down to 0V	20	_	—	ms
t _{sR}	V _{DD} Slew Rate	_	_	0.05		_	V/ms

Note: 1. If the Power on Reset timing conditions are not satisfied in the power ON/OFF sequence, the internal Power on Reset circuit will not operate normally.

2. If VDD drops below the minimum voltage of the operating voltage spec. during operating, the Power on Reset timing conditions must also be satisfied. That is, VDD must drop to 0V and remain at 0V for 20ms (min.) before rising to the normal operating voltage.



A.C. Characteristics

Symbol	Paramatar	Test condition	Min	Mox	Unit
Symbol	Faidilietei	condition	IVIIII.	IVIAX.	Unit
f _{SCL}	Clock frequency	—	—	400	kHZ
t _{BUF}	Bus free time	Time in which the bus must be free before a new transmission can start	1.3	_	μs
t _{HD; STA}	Start condition hold time	After this period, the first clock pulse is generated	0.6		μs
t _{LOW}	SCL Low time	—	1.3	_	μs
t _{HIGH}	SCL High time	—	0.6	_	μs
t _{su; sta}	Start condition set-up time	Only relevant for repeated START condition.	0.6	_	μs
t _{HD; DAT}	Data hold time	—	0	_	μs
t _{su; dat}	Data set-up time	—	100	_	ns
t _r	Rise time	Note	—	0.3	μs
t _f	Fall time	Note	—	0.3	μs
t _{su; sto}	Stop condition set-up time	—	0.6	_	μs
t _{AA}	Output Valid from Clock	—	_	0.9	μs
t _{sP}	Input Filter Time Constant (SDA and SCL Pins)	Noise suppression time	—	50	ns

Note: These parameters are periodically sampled but not 100% tested.







Power-on Reset Timing





Functional Description

Power-on Reset

When power is applied, the IC is initialised by an internal power-on reset circuit. The status of the internal circuit after initialisation is as follows:

- System Oscillator will be in an off state
- COM0~COM3 outputs are set to V_{DD}
- COM4~COM7 outputs will be high impedance
- All Rows pins are changed input pins
- LED Display is in the off state.
- Key scan stopped
- The combined Row/INT pins are setup as ROW outputs
- Dimming is set to 16/16duty

Data transfers on the I^2C -bus should be avoided for 1 ms following a power-on to allow completion of the reset action.

Standby Mode

In the standby mode, the HT16K33 can not accept input commands nor write data to the display RAM except using the system setup command.

If the standby mode is selected with the "S" bit of the system setup register set to "0", the status of the standby model is as follows:

- System Oscillator will be in the off state
- COM0~COM3 outputs are set to VDD
- COM4~COM7 outputs will be high impedance
- LED Display is in the off state.
- Key scan stopped
- All key data and INT flags are cleared until the standby mode is canceled.
- If the key matrix is activated (any key) or the "S" bit of the system setup register is set to "1", the standby mode will be canceled and will cause the device to wake-up.
- If the "INT/ROW" bit of the ROW/INT setup register is set to "0", all rows pins are changed to input pins.
- If the "INT/ROW" bit of the ROW/INT setup register is set to "1": all rows pins are changed to input pins except for the INT pin (output).
- The INT pin output will remain at a high level when the "act" bit of the ROW/INT setup register is set to "0".
- The INT pin output remains at a low level when the "act" bit of the ROW/INT setup register is set to "1".



Wake-up

- Wake-up by a key press from any key or by setting the "S" bit of the system setup register to "1". A key scan will then be performed.
- The System Oscillator restarts for normal operation.
- The previous display data output will be updated by Each Mode command set.
- The relationship between the Wake-up and any key press is shown as follows:



• In the sleep mode, KS0-K1 or KS1-K1 can not wake-up the device when the KS2-K1 keys are kept pressed down. It is a prohibited application as shown in the following figure.





System Setup Register

The system setup register configures system operation or standby for the HT16K33.

- The internal system oscillator is enabled when the 'S' bit of the system setup register is set to "1".
- The internal system clock is disabled and the device will enter the standby mode when the "S" bit of the system setup register is set to "0".
- Before the standby mode command is sent, it is strongly recommended to read the key data first.
- The system setup register command is shown as follows:

Nama	C C	Command / Address / Data								Description	Dof
Name	D15	D14	D13	D12	D11	D10	D9	D8	Option Description		Del.
System set	0	0	1	0	x	x	x	S	{S} Write only	Defines internal system oscillator on/off • {0}:Turn off System oscillator (standby mode) • {1}:Turn on System oscillator (normal operation mode)	20H

ROW/INT Set Register

The ROW/INT setup register can be set to either an LED Row output, or an INT logic output.

- The INT output is selected when the ROW/INT set register is set to "1".
- The ROW output is selected when the ROW/INT set register is set to "0".
- The INT logic output can be configured as an INT output level controlled by the keyscan circuitry and controlled through the 2-wire interface.
- The INT output is active-low when the 'act' bit of ROW/INT set register is set to "0".
- The INT output is active-high when the 'act' bit of ROW/INT set t register is set to "1".
- The ROW/INT setup register command is shown as follows:

Nama	Comma			nd / A	ddre	ss / D	ata		Ontion	Description	
Name	D15	D14	D13	D12	D11	D10	D9	D8	Option	on Description • Defines INT/ROW output p select and INT pin output activitievel status. • {X 0}: INT/ROW output pin set to ROW driver output. • {0, 1}: INT/ROW output pin set to INT output, active low.	Del.
row/int set	1	0	1	0	x	x	act	row/ int	{act, row/int } Write only	 Defines INT/ROW output pin select and INT pin output active level status. {X 0}: INT/ROW output pin is set to ROW driver output. {0, 1}: INT/ROW output pin is set to INT output, active low. {1, 1}: INT/ROW output pin is set to INT output, active high. 	A0H



Display Setup Register

The display setup register configures the LED display on/off and the blinking frequency for the HT16K33.

- The LED display is enabled when the 'D' bit of the display setup register is set to "1".
- The LED display is disabled when the 'D' bit of the display setup register is set to "0".
- In the display disable status, all ROW outputs are hi-impedance and all COM outputs are high-impedance during the display period.
- In the display disable status, all ROWs are changed to an input status and the COM0~COM3 continues scanning and COM4~COM7 outputs are high-impedance during the keyscan period.
- The display blinking capabilities of the HT16K33 are very versatile. The whole display can be blinked at frequencies selected by the Blink command. The blinking frequencies are integer multiples of the system frequency; the ratios between the system oscillator and the blinking frequencies depend upon the mode in which the device is operating, is as follows:
- Blinking frequency = 2Hz



Example of Waveform for Blinker

• The display setup register command is as follows:

Nomo	Command / Address / Data									Description	Def
Name	D15	D14	D13	D12	D11	D10	D9	D8	Option	Description	Del.
									{D} Write only	Defines Display on/off status. • {0}: Display off • {1}: Display on	
Display set	1	0	0	0	х	B1	В0	D	{B1,B0} Write only	Defines the blinking frequency • {0,0} = Blinking OFF • {0,1} = 2HZ • {1,0} = 1HZ • {11} = 0.5HZ	80H



System Oscillator

- The internal logic and the LED drive signals of the HT16K33 are timed by the integrated RC oscillator.
- The System Clock frequency determines the LED frame frequency. A clock signal must always be supplied to the device; removing the clock may freeze the device if the standby mode command is executed. At initial system power on, the System Oscillator is in the stop state.

Display Data Address Pointer

The addressing mechanism for the display RAM is implemented using the address pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialisation of the address pointer by the address pointer command.

Key Data Address Pointer

The addressing mechanism for the key data RAM is implemented using the address pointer. This allows the loading of an individual key data byte, or a series of key data bytes, into any location of the key data RAM. The sequence commences with the initialisation of the address pointer by the Address pointer command.

Register Information Address Pointer

The addressing mechanism for the register data and Interrupt flag information RAM is implemented using the address pointer. This allows the loading of an individual register data and Interrupt flag data byte, or a series of register data and Interrupt flag data bytes, into any location of the register data and Interrupt flag information RAM. The sequence commences with the initialisation of the address pointer by the Address pointer command.

Row Driver Outputs

The LED drive section includes 16 ROW outputs ROW0 to ROW15 which should be connected directly to the LED panel. The Row output signals are generated in accordance with the multiplexed column signals and with the data resident in the display latch. When less than 15 ROW outputs are required the unused Row outputs should be left open-circuit.

Column Driver Outputs

The LED drive section includes eight column outputs COM0 to COM7 which should be connected directly to the LED panel. The column output signals are generated in accordance with the selected LED drive mode. When less than 8 column outputs are required the unused column outputs should be left open-circuit.



Display Memory – RAM Structure

- The display RAM is a static 16 x 8 -bits RAM which stores the LED data. Logic "1" in the RAM bit-map indicates the "on" state of the corresponding LED Row; similarly, a logic 0 indicates the "off" state.
- There is a one-to-one correspondence between the RAM addresses and the Row outputs, and between the individual bits of a RAM word and the column outputs. The following shows the mapping from the RAM to the LED pattern:

COM0	ROW0 ROW7	ROW8 ROW15
COM0	00H	01H
COM1	02H	03H
COM2	04H	05H
COM3	06H	07H
COM4	08H	09H
COM5	0AH	0BH
COM6	0CH	0DH
COM7	0EH	0FH

• I²C bus display data transfer format

Data byte of I ² C	D7	D6	D5	D4	D3	D2	D1	D0
ROW	7	6	5	4	3	2	1	0
	15	14	13	12	11	10	9	8

LED drive mode waveforms and scanning is as follows:

• The HT16K33 allows use of 1/9 duty mode and the combined ROW/INT pin is set to a ROW driver output as shown:





• Key scan period enlargement



Note: The ROW/IN combined pin is set to a Row driver output.



Digital Dimming Data Input

The Display Dimming capabilities of the HT16K33 are very versatile. The whole display can be dimmed using pulse width modulation techniques for the ROW driver by the Dimming command, as shown:

D15	D14	D13	D12	D11	D10	D9	D8	DOW driver eviteut pulse width	Dof	
1	1	1	0	P3	P2	P1	P0	Now arriver output pulse width		
1	1	1	0	0	0	0	0	1/16 duty		
1	1	1	0	0	0	0	1	2/16 duty		
1	1	1	0	0	0	1	0	3/16 duty		
1	1	1	0	0	0	1	1	4/16 duty		
1	1	1	0	0	1	0	0	5/16 duty		
1	1	1	0	0	1	0	1	6/16 duty		
1	1	1	0	0	1	1	0	7/16 duty		
1	1	1	0	0	1	1	1	8/16 duty		
1	1	1	0	1	0	0	0	9/16 duty		
1	1	1	0	1	0	0	1	10/16 duty		
1	1	1	0	1	0	1	0	11/16 duty		
1	1	1	0	1	0	1	1	12/16 duty		
1	1	1	0	1	1	0	0	13/16 duty		
1	1	1	0	1	1	0	1	14/16 duty	_	
1	1	1	0	1	1	1	0	15/16 duty	_	
1	1	1	0	1	1	1	1	16/16 duty	Y	



• The relationship between ROW and COM Digital Dimming duty time is as follows:





Keyscan

- The keyscan logic uses one, two or three of the KS0, KS1and KS2 logic outputs. An interrupt output that flags a key press is optional. The INT flag can be read (polled) through the serial interface, allowing INT/ROW15 to be used as a general purpose logic output or as a ROW opendrain driver.
- One small-signal diode is required per key switch when more than one key is connected to KS0, KS1 or KS2. The diodes prevent two simultaneous key switch depressions from shorting the COM drivers together. For example, if SW1 and SW14 were pressed together and the diodes were not fitted, COM1/KS0 and COM2/KS1 would be shorted together and the LED multiplexing would be incorrect.
- The keyscanning circuit utilises the COM1/KS0 to COM3/KS2 outputs high as the keyscan output drivers. The outputs COM0 to COM7 pulse low sequentially as the displays are multiplexed. The actual low time varies from 64µs to 1024µs due to pulse width modulation from 1/16th to 16/16th for dimming control. The LED drive mode waveforms and scanning shows the typical situation when all eight LED cathode drivers are used.
- The maximum of thirty-nine keys can only be scanned if the scan-limit register is set to scan the maximum KS0 to KS2.
- The keyscan cycle loops continuously over time, with all thirty-nine keys experiencing a full keyscanning debounce over 20ms. A key press is debounced and an interrupt issued if at least one key that was not pressed in a previous cycle is found to be pressed during both sampling periods.
- The keyscan circuit detects any combination of keys pressed during each debounce cycle (n-key rollover).
- The INT output is active-low when the "act" bit of row/int set register is set to "0".
- The INT output is active-high when the "act" bit of row/int set register is set to "1".





COM0/AE COM1/KS0 COM2/KS1 COM3/KS2 Input mod Input mod Input ROW0~15 -1 Cvel -2 Cycle -3 Cvcl -n Cvcl -indated und

Keyscan Timing

The Slave addresses are updated on the keyscan timing as shown:

Keyscan & INT Timing

- The key data is updated and the INT function is changed for keys that have been pressed after 2 key-cycles.
- The INT function is changed when the first key has been pressed.
- When after all the key data has been read that clears the key data RAM and the int flag bit is set to "0", the INT pin goes to low when the "act" bit of the row/int set register is set to "1".
- When after all the key data has been read that clears the key data RAM and the int flag bit is set to "0", the INT pin goes to high when the "act" bit of the row/int setup register is set to "0".
- The INT flag register is shown below.
- I²C bus display data transfer format

INT flag register (address point at 60H)	D7	D6	D5	D4	D3	D2	D1	D0
	INT flag							

• The relationship between keyscan signal to the INT signal time is shown below:

1. When a key is pressed on the KS0 row









3. When a key is pressed on the KS2 row





• Key pressed during a keyscan cycle period. (i.e. the key is pressed on the KS2 row)



• Key pressed during an LED display period. (i.e. the key is pressed on the KS2 row)





Key Data Memory – RAM Structure

- The RAM is a static 16 x 3 -bits RAM which stores key data which keys have been detected as key data by the key scanning circuit. Each bit in the register corresponds to one key switch. The bit is set to 1 if the switch has been correctly key data since the last key data register read operation.
- Reading the key data RAM clears the key data RAM after the key data has been read, so that future key presses can be identified. If the key data RAM is not read, the key scan data accumulates. There is no FIFO register in the HT16K33. Key-press order, or whether a key has been pressed more than once, cannot be determined unless the all key data RAM is read after each interrupt and before completion of the next keyscan cycle.
- After the all key data RAM has been read, the INT pin output is cleared along with the INT flag status. If a key is pressed and held down, the key is reported as key data (and an INT is issued) only once. The key must be detected as released by the keyscanning circuit before it is key data again.
- The key data RAM is read only. A write to address 0x40~0x45 is ignored.
- It is strongly recommended that the key data RAM is read only and should be started form address 0X40H only, the key data RAM of address 0X40H ~0X45H should be read continuously and in one operation.
- There is a one-to-one correspondence between the key data RAM addresses and the Key data outputs and between the individual bits of a key data RAM word and the key data outputs. The following shows the mapping from the RAM to the key data output:

ROW3~15	К1 К8	K9 K16
COM1/KS0	40H	41H
COM2/KS1	42H	43H
COM3/KS2	44H	45H

• I²C bus display data transfer format

Data byte of I ² C	D7	D6	D5	D4	D3	D2	D1	D0
KS0	K8	K7	K6	K5	K4	K3	K2	K1
	0	0	0	K13	K12	K11	K10	K9
Ke1	K8	K7	K6	K5	K4	K3	K2	K1
K31	0	0	0	K13	K12	K11	K10	K9
Keo	K8	K7	K6	K5	K4	K3	K2	K1
N32	0	0	0	K13	K12	K11	K10	K9



KEY MATRIX CONFIGURATION

An example of key matrix configurations is shown below.

When pressing three or more times is assumed:

A configuration example is shown below. In this configuration, 1 to 39 ON switches can be recognised.



When pressing twice or more times is assumed:

A configuration example is shown below. In this configuration, 0 to 2 ON switches can be recognised.



• In this configuration, pressing three or more times may cause the OFF switches to be determined as being ON.

For example, if SW2, SW4 are ON and KS0 has been selected (high level) as shown below, SW3, in which current I1 is running is supposed to be detected to be ON. However, since SW2 and SW4 are ON, current I2 runs thus resulting in SW1 to be recognised as being ON (ghost key).

