mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Future Technology Devices International Ltd.

FT81x

(Advanced Embedded Video Engine)

The FT81x is a series of easy to suse graphic controllers targeted at embedded applications to generate shigh-quality Human Machine Interfaces (HMIs). It has the following features:

- Advanced Embedded Video Engine(EVE) with high resolution graphics and video playback
- FT81x functionality includes graphic control, audio control, and touch control interface.
- Pinout backward compatible with FT800 . (FT810) and FT801 (FT811).
- Support multiple widgets for simplified design implementation
- Built-in graphics operations allow users with little expertise to create high-quality displays
- Support 4-wire resistive touch screen (FT810/FT812)
- Support capacitive touch screen with up to 5 touches detection (FT811/FT813)
- Hardware engine can recognize touch tags and track touch movement. Provides notification for up to 255 touch tags.
- Enhanced sketch processing
- Programmable interrupt controller provides interrupts to host MCU
- Built-in 12MHz crystal oscillator with PLL providing programmable system clock up to 60MHz
- Clock switch command for internal or external clock source. External 12MHz crystal or clock input can be used for higher accuracy.
- Video RGB parallel output; configurable to support PCLK up to 60MHz and R/G/B output of 1 to 8 bits



- Programmable timing to adjust HSYNC and VSYNC timing, enabling interface to numerous displays
- Support for LCD display with resolution up to SVGA (800x600) and formats with data enable (DE) mode or VSYNC/HSYNC mode
- Support landscape and portrait orientations
- Display enable control output to LCD panel
- Integrated 1MByte graphics RAM, no frame buffer RAM required
- Support playback of motion-JPEG encoded AVI videos
- Mono audio channel output with PWM output
- Built-in sound synthesizer
- Audio wave playback for mono 8-bit linear PCM, 4bit ADPCM and μ -Law coding format at sampling frequencies from 8kHz to 48kHz. Built-in digital filter reduces the system design complexity of external filtering
- PWM output for display backlight dimming control
- Advanced object oriented architecture enables low cost MPU/MCU as system host using SPI interfaces
- Support SPI data lines in single, dual or quad mode; SPI clock up to 30MHz
- Power mode control allows the chip to be put in power down, sleep and standby states
- Supports I/O voltage from 1.8V to 3.3V
- Internal voltage regulator supplies 1.2V to the digital core
- Build-in Power-on-reset circuit
- -40°C to 85°C extended operating temperature range
- Available in a compact Pb-free, VQFN-48 and VQFN-56 package, RoHS compliant

Disclaimer:

Neither the whole nor any part of the information contained in, or the product described in this manual, may be adapted or reproduced in any material or electronic form without the prior written consent of the copyright holder. This product and its documentation are supplied on an as-is basis and no warranty as to their suitability for any particular purpose is either made or implied. Future Technology Devices International Ltd will not accept any claim for damages howsoever arising as a result of use or failure of this product. Your statutory rights are not affected. This product or any variant of it is not intended for use in any medical appliance, device or system in which the failure of the product might reasonably be expected to result in personal injury. This document provides preliminary information that may be subject to change without notice. No freedom to use patents or other intellectual property rights is implied by the publication of this document.

Future Technology Devices International Ltd Unit 1, 2 Seaward Place Centurion Business Park Glasgow G41 1HH United Kingdom

Scotland Registered Company Number: SC136640

1 Typical Applications

- Point of Sales Machines
- Multi-function Printers
- Instrumentation
- Home Security Systems
- Graphic touch pad remote, dial pad
- Tele / Video Conference Systems
- Phones and Switchboards
- Medical Appliances
- Blood Pressure displays
- Heart monitors
- Glucose level displays

- Breathalyzers
- Gas chromatographs
- Power meter
- Home appliance devices
- Set-top box
- Thermostats
- Sprinkler system displays
- Medical Appliances
- GPS / Satnav
- Vending Machine Control Panels
- Elevator Controls
-and many more

1.1 Part Numbers

Part Number	Description	Package
FT810Q-x	EVE with 18 bit RGB, resistive touch	48 Pin VQFN, body 7 x 7 mm, pitch 0.5mm
FT811Q-x	EVE with 18 bit RGB, capacitive touch	48 Pin VQFN, body 7 x 7 mm, pitch 0.5mm
FT812Q-x	EVE with 24 bit RGB, resistive touch	56 Pin VQFN, body 8 x 8 mm, pitch 0.5mm
FT813Q-x	EVE with 24 bit RGB, capacitive touch	56 Pin VQFN, body 8 x 8 mm, pitch 0.5mm

Table 1- FT81x Embedded Video Engine Part Numbers

Note: Packaging codes for x is:

-R: Taped and Reel (3000pcs per reel)

-T: Tray packing (260 pcs per tray for VQFN-48, 348 pcs per tray for VQFN-56)

For example: FT810Q-R is 3000 VQFN pieces in taped and reel packaging

2 Block Diagram

Figure 2-1 FT81x Block Diagram

For a description of each function please refer to Section 4.

Figure 2-2 FT81x System Design Diagram

FT81x with EVE (Embedded Video Engine) technology simplifies the system architecture for advanced human machine interfaces (HMIs) by providing support for display, audio, and touch as well as an object oriented architecture approach that extends from display creation to the rendering of the graphics.

Contents

1	Ту	pical Applications
1.1		Part Numbers
2	Bl	ock Diagram4
3	De	evice Pin Out and Signal Description7
3.1		FT810 VQFN-48 Package Pin Out7
3.2		FT811 VQFN-48 Package Pin Out7
3.3		FT812 VQFN-56 Package Pin Out
3.4		FT813 VQFN-56 Package Pin Out
3.5		Pin Description
4	Fu	Inction Description
- 4.1		Quad SPI Host Interface 13
4.1	1.1	OSPI Interface
4.1	1.2	Serial Data Protocol
4.1	1.3	Host Memory Read15
4.1	1.4	Host Memory Write
4.1	1.5	Host Command16
4.1	1.6	Interrupts
4.2	9	System Clock 20
4.2	2.1	Clock Source
4.2	2.2	Phase Locked Loop
4.2	2.3	Clock Enable
4.2	2.4	Clock Frequency
4.3		Graphics Engine
4.3	3.1	Introduction
4.3	3.2	ROM and RAM Fonts
4.4		Parallel RGB Interface
4.5	 	Miscellaneous Control
4.5	5.1	Backlight Control Pin
4.3 7 I	5.2	Conoral Purpose IO pins
4.5	5.4	Pins Drive Current Control
4.6		Audio Engine
4.6	. 5.1	Sound Synthesizer
4.6	5.2	Audio Playback
4.7	٦	Touch-Screen Engine
4.7	7.1	Resistive Touch Control
4.7	7.2	Capacitive Touch Control
4.7	7.3	Compatibility mode

		_
4.7.4	Extended mode	34
4.7.5	Short-circuit protection	35
4.7.6	Capacitive touch configuration	35
4.7.7	Touch detection in none-ACTIVE state	35
4.8 P	Power Management	35
4.8.1	Power supply	35
4.8.2	Internal Regulator and POR	36
4.8.3	Power Modes	37
4.8.4	Reset and boot-up sequence	38
4.8.5	Pin Status at Different Power States	38
5 Me	emory Map4	łO
5.1 F	Registers	10
5.2 C	Chip ID	15
6 De	evices Characteristics and Ratings	16
6.1 4	Absolute Maximum Batings	16
6.2 5	SD and Latch-up Specifications	16
0.2 0		+0 - c
6.3 L	DC Characteristics	ł6
6.4 A	AC Characteristics	19
6.4.1	System clock and reset	49
6.4.2	SPI interface timing	49
6.4.3	RGB Interface Timing	50
7 Ap	oplication Examples5	52
8 Pa	ckage Parameters5	54
8.1 V	/QFN-48 Package Dimensions	54
8.2 V	/QFN-56 Package Dimensions	54
8.3 S	Solder Reflow Profile	55
9 Co	ntact Information	56
Appen	dix A – References	57
Appen	dix B - List of Figures and Tables	58
Appen	dix C - Revision History	50
	•	-

3 Device Pin Out and Signal Description

3.1 FT810 VQFN-48 Package Pin Out

Figure 3-1 Pin Configuration FT810 VQFN-48 (top view)

3.2 FT811 VQFN-48 Package Pin Out

Figure 3-1 Pin Configuration FT811 VQFN-48 (top view)

3.3 FT812 VQFN-56 Package Pin Out

Figure 3-1 Pin Configuration FT812 VQFN-56 (top view)

3.4 FT813 VQFN-56 Package Pin Out

Figure 3-1 Pin Configuration FT813 VQFN-56 (top view)

3.5 Pin Description

Table 3-1 FT81x pin description

Pin Number			Die Neuer	T	Description	
FT810	FT811	FT812	FT813	Pin Name Type		Description
				54		Bit 1 of Red RGB signals
-	-	1	1	R1	0	Powered from pin VCCIO2
		2	2	D 0	_	Bit 0 of Red RGB signals
-	-	2	2	RU	0	Powered from pin VCCIO2
1	1	2	2		0	Audio PWM out
Ţ	Ţ	5	5	AUDIO_L	0	Powered from pin VCC
2	2	4	4	GND	Р	Ground
3	3	5	5	SCK	I	SPI clock input Powered from pin VCCIO1
						SPI Single mode: SPI MISO output
4	4	6	6	MISO/IO1	I/O	SPI Dual/Quad mode: SPI data line 1
						Powered from pin VCCIO1
						SPI Single mode: SPI MOSI input
5 5	5	7	7	MOSI/IO0	I/O	SPI Dual/Quad mode: SPI data line 0
						Powered from pin VCCIO1
c		0		Ţ	SPI slave select input	
0	0	0	0	CS_N	1	Powered from pin VCCIO1
					I/O	SPI Single/Dual mode: General purpose IO 0
7	7	9	9	GPIO0/IO2		SPI Quad mode: SPI data line 2
						Powered from pin VCCIO1
						SPI Single/Dual mode: General purpose IO 1
8	8	10	10	GPIO1/IO3	I/O	SPI Quad mode: SPI data line 3
						Powered from pin VCCIO1
9	9	11	11	VCCI01	Р	I/O power supply for host interface pins. Support 1.8V, 2.5V or 3.3V.
					- / -	General purpose IO 2
10	10	12	12	GPIO2	I/O	Powered from pin VCCIO1
11	11	13	13	INT_N	OD/ O	Interrupt to host, open drain output(default) or push-pull output, active low
12	12	14	14	PD_N	I	Chip power down mode control input, active low. Connect to MCU GPIO for power management or hardware reset function, or pulled up to VCCIO1 through $47k\Omega$ resistor and 100nF to ground. Powered from pin VCCIO1
						General purpose IO 3
-	-	15	15	GPIO3	I/O	Powered from pin VCCIO1
L					1	

Pin Number			Din Nama	Tuno	Description	
FT810	FT811	FT812	FT813	Pin Name	Туре	Description
						Crystal oscillator or clock input; Connect to GND if not used.
13	13	16	16	X1/CLK	Ι	3.3V peak input allowed.
						Powered from pin VCC.
						Crystal oscillator output; leave open if not
14	14	17	17	X2	0	used.
						Cround
15	15	18	18	GND	Р	
16	16	19	19	VCC	Р	3.3V power supply input.
17	17	20	20	VOUT1V2	0	1.2V regulator output pin. Connect a 4.7uF decoupling capacitor to GND.
		21	21	VCC	Р	3.3V power supply input.
						I/O power supply for RGB and touch pins.
18 :	18					For QFN-48 package, VCCIO2 is bonded together with VCC pin;
		22	22	VCCIO2	Ρ	For QFN-56 package, VCCIO2 is separate from VCC pin. VCCIO2 supports 1.8V, 2.5V or 3.3V. VCCIO2 can be connected to different voltage with VCCIO1.
10			AT/O	Connect to X right electrode of 4-wire resistive touch-screen panel.		
19		23		۸r	~y 0	Powered from pin VCCIO2.
20		24		YP	ΔΙ/Ο	Connect to Y top electrode of 4-wire resistive touch-screen panel.
20		27			<i>A</i> 1/0	Powered from pin VCCIO2.
21		25		ХМ	AI/O	Connect to X left electrode of 4-wire resistive touch-screen panel.
					, .	Powered from pin VCCIO2.
22		26		YM	AI/O	Connect to Y bottom electrode of 4-wire resistive touch-screen panel.
					,	Powered from pin VCCIO2.
_	19	_	23	CTP RST N	0	Connect to reset pin of the CTPM.
						Powered from pin VCCIO2.
-	20	-	24	CTP_INT_N	I	Connect to Interrupt pin of the CIPM.
						Connect to I2C SCL pin of the CTPM.
-	21	-	25	CTP_SCL	I/OD	Powered from pin VCCIO2.
-	22	-	26	CTP_SDA	I/OD	Connect to I2C SDA pin of the CTPM. Powered from pin VCCIO2.
23	23	27	27	GND	Р	Ground
24	24	28	28	BACKLIGHT	0	LED Backlight brightness PWM control signal.

Pin Number				Tuno	Description		
FT810	FT811	FT812	FT813	Pin Name	Туре	Description	
						Powered from pin VCCIO2.	
25	25	20	20	DE	0	LCD Data Enable.	
23	25	29	29	DL	0	Powered from pin VCCIO2.	
26	26	20	20	VEVNC	0	LCD Vertical Sync.	
20	20	30	30	VSTINC	0	Powered from pin VCCIO2.	
27	27	21	21		0	LCD Horizontal Sync.	
27	27	31	31	ISTIC	0	Powered from pin VCCIO2.	
20	20	22	22	DICD	0	LCD Display Enable.	
28	28	32	32	DISP	0	Powered from pin VCCIO2.	
20	20		22	DOLL		LCD Pixel Clock.	
29	29	33	33	PCLK	0	Powered from pin VCCIO2.	
20	20	24	24	57		Bit 7 of Blue RGB signals.	
30	30	34	34	В7	0	Powered from pin VCCIO2.	
				56		Bit 6 of Blue RGB signals.	
31	31	35	35	В6	U	Powered from pin VCCIO2.	
						Bit 5 of Blue RGB signals.	
32	32	36	36	B5	0	Powered from pin VCCIO2.	
				В4 О		Bit 4 of Blue RGB signals.	
33	33	37	37		0	Powered from pin VCCIO2.	
						Bit 3 of Blue RGB signals.	
34	34	38	38	B3	0	Powered from pin VCCIO2.	
						Bit 2 of Blue RGB signals.	
35	35	39	39	B2	0	Powered from pin VCCIO2.	
						Bit 1 of Blue RGB signals.	
-	-	40	40	B1	0	Powered from pin VCCIO2.	
						Bit 0 of Blue RGB signals.	
-	-	41	41	B0	0	Powered from pin VCCIO2.	
36	36	42	42	GND	Р	Ground	
						Bit 7 of Green RGB signals.	
37	37	43	43	G7	0	Powered from pin VCCIO2.	
20	20				0	Bit 6 of Green RGB signals.	
38	38	44	44	Gb	0	Powered from pin VCCIO2.	
20	20	45	45		0	Bit 5 of Green RGB signals.	
39	39	45	45	65	0	Powered from pin VCCIO2.	
40	40	16	16	C4		Bit 4 of Green RGB signals.	
40	40	40	46	G4		Powered from pin VCCIO2.	
41	41	47	47	<u></u>	0	Bit 3 of Green RGB signals.	
41	41	1 47	47	G3		Powered from pin VCCIO2.	

Pin Number				Din Namo	Turne	Description
FT810	FT811	FT812	FT813	PIII Name	Type	Description
					_	Bit 2 of Green RGB signals.
42	42	48	48	G2	0	Powered from pin VCCIO2.
		4.0	40			Bit 1 of Green RGB signals.
-	-	49	49	G1	0	Powered from pin VCCIO2.
		50	50			Bit 0 of Green RGB signals.
-	-	50	50	G0	0	Powered from pin VCCIO2.
					_	Bit 7 of Red RGB signals.
43	43	51	51	R7	0	Powered from pin VCCIO2.
						Bit 6 of Red RGB signals.
44	44	52	52	R6	0	Powered from pin VCCIO2.
	. –				_	Bit 5 of Red RGB signals.
45	45	53	53	R5	0	Powered from pin VCCIO2.
					_	Bit 4 of Red RGB signals.
46	46	54	54	R4	0	Powered from pin VCCIO2.
					_	Bit 3 of Red RGB signals.
47	47	55	55	R3	0	Powered from pin VCCIO2.
					_	Bit 2 of Red RGB signals.
48	48	56	56	R2	0	Powered from pin VCCIO2.
EP	EP	EP	EP	GND	Р	Ground. Exposed thermal pad.

Note:

P : Power or ground

I : Input

O : Output

OD : Open drain output

I/O : Bi-direction Input and Output

AI/O: Analog Input and Output

4 Function Description

The FT81x is a single chip, embedded video controller with the following function blocks:

- Quad SPI Host Interface
- System Clock
- Graphics Engine
- Parallel RGB video interface
- Audio Engine
- Touch-screen support and interface
- Power Management

The functions for each block are briefly described in the following subsections.

4.1 Quad SPI Host Interface

The FT81x uses a quad serial parallel interface (QSPI) to communicate with host microcontrollers and microprocessors.

4.1.1 QSPI Interface

The QSPI slave interface operates up to 30MHz. Only SPI mode 0 is supported. Refer to section 6.4.2 for detailed timing specification. The QSPI can be configured as a SPI slave in SINGLE, DUAL or QUAD channel modes.

By default the SPI slave operates in the SINGLE channel mode with MOSI as input from the master and MISO as output to the master. DUAL and QUAD channel modes can be configured through the SPI slave itself. To change the channel modes, write to register REG_SPI_WIDTH. The table below depicts the setting.

REG_SPI_WIDTH[1:0]	Channel Mode	Data pins	Max bus speed
00	SINGLE – default mode	MISO, MOSI	30 MHz
01	DUAL	IO0, IO1	30 MHz
10	QUAD	IO0, IO1, IO2, IO3	25 MHz
11	Reserved	-	-

Table 4-1 QSPI channel selection

With DUAL/QUAD channel modes, the SPI data ports are now unidirectional. In these modes, each SPI transaction (signified by CS_N going active low) will begin with the data ports set as inputs.

Hence, for writing to the FT81x, the protocol will operate as in FT800, with "WR-Command/Addr2, Addr1, Addr0, DataX, DataY, DataZ ..." The write operation is considered complete when CS_N goes inactive high.

For reading from the FT81x, the protocol will still operate as in FT800, with "RD-Command/Addr2, Addr1, Addr0, Dummy-Byte, DataX, DataY, DataZ". However as the data ports are now unidirectional, a change of port direction will occur before DataX is clocked out of the FT81x. Therefore it is important that the firmware controlling the SPI master changes the SPI master data port direction to "input" after transmitting Addr0. The FT81x will not change the port direction till it starts to clock out DataX. Hence, the Dummy-Byte cycles will be used as a change-over period when neither the SPI master nor slave will be driving the bus; the data paths thus must have pull-ups/pull-downs. The SPI slave from the FT81x will reset all its data ports' direction to input once CS_N goes inactive high (i.e. at the end of the current SPI master transaction).

The diagram depicts the behaviour of both the SPI master and slave in the master read case.

Figure 4-1 SPI master and slave in the master read case

In the DUAL channel mode, MISO (MSB) and MOSI are used while in the QUAD channel mode. IO3 (MSB), IO2, MISO and MOSI are used.

Figure 4-2 illustrates a direct connection to a 1.8-3.3V IO MPU/MCU with single or dual SPI interface.

Figure 4-3 illustrates a direct connection to a 1.8-3.3V IO MPU/MCU with Quad SPI interface.

Figure 4-2 Single/Dual SPI Interface connection

4.1.2 Serial Data Protocol

The FT81x appears to the host MPU/MCU as a memory-mapped SPI device. The host communicates with the FT81x using reads and writes to a large (4 megabyte) address space. Within this address space are dedicated areas for graphics, audio and touch control. Refer to section 5 for the detailed memory map.

The host reads and writes the FT81x address space using SPI transactions. These transactions are memory read, memory write and command write. Serial data is sent by the most significant bit first.

Each transaction starts with CS_N goes low, and ends when CS_N goes high. There's no limit on data length within one transaction, as long as the memory address is continuous.

4.1.3 Host Memory Read

For SPI memory read transactions, the host sends two zero bits, followed by the 22-bit address. This is followed by a dummy byte. After the dummy byte, the FT81x responds to each host byte with read data bytes.

_			,						_		
	7	6	5	4	3	2	1	0	_		
	0	0	0 Address [21:16]								
	Address [15:8]									Write Address	
				Dumm	iy byte						
	Byte 0										
-									· }	Read Data	

 Table 4-2 Host memory read transaction

4.1.4 Host Memory Write

For SPI memory write transactions, the host sends a 1' bit and 0' bit, followed by the 22-bit address. This is followed by the write data.

Table 4-3 Host memory write transaction

4.1.5 Host Command

When sending a command, the host transmits a 3 byte command. Table 4-5 Host command lists all the host command functions.

For SPI command transactions, the host sends a '0' bit and '1' bit, followed by the 6-bit command code. The 2^{nd} byte can be either 00h, or the parameter of that command. The 3^{rd} byte is fixed at 00h.

All SPI commands except the system reset can only be executed when the SPI is in the Single channel mode. They will be ignored when the SPI is in either Dual or Quad channel mode.

Some commands are used to configure the device and these configurations will be reset upon receiving the SPI PWRDOWN command, except those that configure the pin state during power down. These commands will be sticky unless reconfigured or power-on-reset (POR) occurs.

Table 4-4 Host command transaction

	0	1	2	3	4	5	6	7		
1 st By				1	0					
2 nd B	Parameter for the command									
3 rd By	0	0	0	0	0	0	0	0		

Table 4-5 Host command list

1st Byte	2nd byte	3rd byte	Command	Description							
	Power Modes										
00000000b	00000000b	00000000Ь	00h ACTIVE	Switch from Standby/Sleep/PWRDOWN modes to active mode. Dummy memory read from address 0(read twice) generates ACTIVE command.							

1st Byte	2nd byte	3rd byte	Command	Description		
01000001b	00000000b	00000000b	41h STANDBY	Put FT81x core to standby mode. Clock gate off, PLL and Oscillator remain on (default). ACTIVE command to wake up.		
01000010b	00000000b	00000000b	42h SLEEP	Put FT81x core to sleep mode. Clock gate off, PLL and Oscillator off. ACTIVE command to wake up.		
01000011b 01010000b	00000000b	00000000b	43h/50h PWRDOWN	Switch off 1.2V core voltage to the digital core circuits. Clock, PLL and Oscillator off. SPI is alive. ACTIVE command to wake up.		
				Select power down individual ROMs; Byte2 determines which ROM to power down or up. A 1 on a bit powers down the corresponding block; a 0 on a bit powers up the corresponding block. As these are not readable, the host must remember the setting on its own.		
			101	Byte2[7] ROM_MAIN		
01000100b	xx	00000000b	49h PD_ROMS	Byte2[6] ROM_RCOSATAN		
				Byte2[5] ROM_SAMPLE		
				Byte2[4] ROM_JABOOT		
				Byte2[3] ROM_J1BOOT		
				Byte2[2- reserved 0]		
			Clock and Re	set		
01000100b	00000000b	00000000b	44h CLKEXT	Select PLL input from external crystal oscillator or external input clock. No effect if external clock is already selected, otherwise a system reset will be generated		
01001000b	00000000b	00000000b	48h CLKINT	Select PLL input from internal relaxation oscillator (default). No effect if internal clock is already selected, otherwise a system reset will be generated		
				This command will only be effective when the PLL is stopped (SLEEP mode).		
				For compatibility to FT800/FT801, set Byte2 to 0x00. This will set the PLL clock back to default (60 MHz).		
01100001b			61h/62h	Byte2 sets the clock frequency [5:0]		
01100010b	XX	00000000b	CLKSEL	0 Set to default clock speed		
				1 Reserved		
				2 to 5 2 to 5 times the osc frequency (i.e. 24 to 60MHz with 12MHz oscillator)		

1st Byte	2nd byte	3rd byte	Command	Description						
				Byte2 [7:6]	sets the PLL ra	ange				
				0	When Byte2 $[5:0] = 0, 2, 3$					
				1	When Byte2[5	:0] = 4, 5				
01101000b	00000000b	00000000b	68h RST_PULSE	Send rese behaviour settings d not be aff	t pulse to FT81> is the same as one through SPI ected	c core. The POR except tha commands wil	t I			
			Configuratio	on						
				This will pins. For default th registers. strength v	set the drive st FT800/FT801 nose settings a FT81x supports ria SPI command	rrength for vari compatibility, re from the G s setting the d d instead.	ous by PIO rive			
				pin from the the drive stren its correspond exist. If they d ng is used. Ple fault values.	SPI igth ling on't ase					
				When PINDRIVE for a pin fro command is updated, it will or corresponding setting in the GP bits. Byte2 determines which pin and						
				Byte2 det are to be	oin and the set	ting				
				Byte2[1:0] determine the	drive strength:				
01110000b	xx	00000000b	70h	Byte2 [1:0]	Drive Strength	1				
			PINDRIVE	0h	5mA					
				1h	10.0mA					
				2h	15.0mA					
				3h	20.0mA	ed setting is used. Pla 0 for default values. for a pin from the lated, it will override tting in the GPIO reg which pin and the set nine the drive strength Strength A A A ine which pin/pin grou				
				Byte[7:2] set:	determine whic	ch pin/pin grou	o to			
				Byte2 [7:2]	Pin / Pin Grou	0				
				00h GPIO 0						
				01h	GPIO 1					
				02h	GPIO 2					
				03h	GPIO 3					

1st Byte	2nd byte	3rd byte	Command	Description						
				04-07h	Reserved					
				08h	DISP					
				09h	DE					
				0Ah	VSYNC / HSYNC					
				0Bh	PCLK					
				0Ch	BACKLIGHT					
				0Dh	R[7:0], G[7:0], B[7:0]					
				0Eh	AUDIO_L					
				0Fh	INT_N					
				10h	CTP_RST_N					
				11h	CTP_SCL					
				12h	CTP_SDA					
				13h	SPI MISO/MOSI/IO2/IO3					
				Others	Reserved					
				Note: GPIO0 shares the same pin as SPI IO2 and GPIO1 with SPI IO3. When SPI is set in Quad mode, IO2 and IO3 will inherit the drive strength set in GROUP 13h; otherwise GPIO0 and GPIO1 will inherit the drive strength from GROUP 00h and 01h respectively.						
				During po pins will n 4-20 for t	ower down, all output and in/ou ot be driven. Please refer to Table neir default power down state.					
011100015		00000005	71h PIN PI STA	4-20 for their default power down These settings will only be effect power down and will not affect operations. Also note the configuration bits are sticky a other configuration bits, will not default values upon exiting po Only POR will reset them.						
011100010	~~		TE	Byte2 det are to be	ermines which pin and the setting updated.					
				Byte2[1:0] determine the pin state.					
				Byte2 [1	:0] Pin Setting					
	Oh				Float					
				1h Pull-Down						

1st Byte	2nd byte	3rd byte	Command		Description	
				2h	Pull-Up	
				3h	Reserved	
				Byte2[7:2] de to set.	etermine which pin/pin gro	bup
				Please refer PINDRIVE ent	to the table in comma ry.	and

NOTE: Any command code not specified is reserved and should not be used by the software

4.1.6 Interrupts

The interrupt output pin is enabled by REG_INT_EN. When REG_INT_EN is 0, INT_N is tri-state (pulled to high by external pull-up resistor). When REG_INT_EN is 1, INT_N is driven low when any of the interrupt flags in REG_INT_FLAGS are high, after masking with REG_INT_MASK. Writing a '1' in any bit of REG_INT_MASK will enable the corresponding interrupt. Each bit in REG_INT_FLAGS is set by a corresponding interrupt source. REG_INT_FLAGS is readable by the host at any time, and clears when read.

The INT_N pin is open-drain (OD) output by default. It can be configured to push-pull output by register REG_GPIOX.

Bit	7	6	5	4
Interrupt Sources	CONVCOMPLETE	CMDFLAG	CMDEMPTY	PLAYBACK
Conditions	Touch-screen conversions completed	Command FIFO flag	Command FIFO empty	Audio playback ended
Bit	3	2	1	0
Interrupt Sources	SOUND	TAG	тоисн	SWAP
Conditions	Sound effect ended	Touch-screen tag value change	touch detected	Display list swap occurred

Table 4-6 Interrupt Flags bit assignment

4.2 System Clock

4.2.1 Clock Source

The FT81x can be configured to use any of the three clock sources for system clock:

- Internal relaxation oscillator clock (default)
- External 12MHz crystal
- External 12MHz square wave clock

Figure 4-4, Figure 4-5 and Figure 4-6 show the pin connections for these clock options.

Figure 4-4 Internal relaxation oscillator connection

Figure 4-5 Crystal oscillator connection

Figure 4-6 External clock input

4.2.2 Phase Locked Loop

The internal PLL takes an input clock from the oscillator, and generates clocks to all internal circuits, including the graphics engine, audio engine and touch engine.

4.2.3 Clock Enable

At power-on the FT81x enters sleep mode. The internal relaxation oscillator is selected for the PLL clock source. The system clock will be enabled when the following step is executed:

• Host sends an "ACTIVE" command

If the application chooses to use the external clock source (12MHz crystal or clock), the following steps shall be executed:

- Host sends a "CLKEXT" command
- Host sends an "ACTIVE" command

4.2.4 Clock Frequency

By default the system clock is 60MHz when the input clock is 12MHz. The host is allowed to switch the system clock to other frequencies (48MHz, 36MHz, 24MHz) by the host command "CLKSEL". The clock switching command shall be sent in SLEEP mode only.

When using the internal relaxation oscillator, its clock frequency is trimmed to be 12MHz at factory. Software is allowed to change the frequency to a lower value by programming the register REG_TRIM. Note that software shall not change the internal oscillator frequency to be higher than 12MHz.

4.3 Graphics Engine

4.3.1 Introduction

The graphics engine executes the display list once for every horizontal line. It executes the primitive objects in the display list and constructs the display line buffer. The horizontal pixel content in the line buffer is updated if the object is visible at the horizontal line.

Main features of the graphics engine are:

- The primitive objects supported by the graphics processor are: lines, points, rectangles, bitmaps (comprehensive set of formats), text display, plotting bar graph, edge strips, and line strips, etc.
- Operations such as stencil test, alpha blending and masking are useful for creating a rich set of effects such as shadows, transitions, reveals, fades and wipes.
- Anti-aliasing of the primitive objects (except bitmaps) gives a smoothing effect to the viewer.
- Bitmap transformations enable operations such as translate, scale and rotate.
- Display pixels are plotted with 1/16th pixel precision.
- Four levels of graphics states
- Tag buffer detection

The graphics engine also supports customized built-in widgets and functionalities such as jpeg decode, screen saver, calibration etc. The graphics engine interprets commands from the MPU host via a 4 Kbyte FIFO in the FT81x memory at RAM_CMD. The MPU/MCU writes commands into the FIFO, and the graphics engine reads and executes the commands. The MPU/MCU updates the register REG_CMD_WRITE to indicate that there are new commands in the FIFO, and the graphics engine updates REG_CMD_READ after commands have been executed.

Main features supported are:

- Drawing of widgets such as buttons, clock, keys, gauges, text displays, progress bars, sliders, toggle switches, dials, gradients, etc.
- JPEG and motion-JPEG decode
- Inflate functionality (zlib inflate is supported)
- Timed interrupt (generate an interrupt to the host processor after a specified number of milliseconds)
- In-built animated functionalities such as displaying logo, calibration, spinner, screen saver and sketch
- Snapshot feature to capture the current graphics display

For a complete list of graphics engine display commands and widgets refer to FT81x Series Programmer Guide, Chapter 4.

4.3.2 ROM and RAM Fonts

The FT81x has built in ROM character bitmaps as font metrics. The graphics engine can use these metrics when drawing text fonts. There are a total of 19 ROM fonts, numbered with font handle 16-34. The user can define and load customized font metrics into RAM_G, which can be used by display command with handle 0-15.

Each font metric block has a 148 byte font table which defines the parameters of the font and the pointer of font image. The font table format is shown in Table 4-7.

Table 4-7 Font table format

Address Offset	Size(byte)	Parameter Description
0	128	width of each font character, in pixels
128	4	font bitmap format, for example L1, L4 or L8
132	4	font line stride, in bytes
136	4	font width, in pixels
140	4	font height, in pixels
144	4	pointer to font image data in memory

The ROM fonts are stored in the memory space ROM_FONT. The ROM font table is also stored in the ROM. The starting address of the ROM font table for font index 16 is stored at ROM_FONT_ADDR, with other font tables following. The ROM font table and individual character width (in pixel) are listed in Table 4-8 through Table 4-10. Font index 16, 18 and 20-31 are for basic ASCII characters (code 0-127), while font index 17 and 19 are for Extended ASCII characters (code 128-255). The character width for font index 16 through 19 is fixed at 8 pixels for any of the ASCII characters.

Table 4-8 ROM font table

Font Index	1 6	1 7	1 8	1 9	2 0	2 1	2 2	2 3	2 4	2 5	2 6	2 7	2 8	2 9	3 0	3 1	3 2	с С	3 4
Font format	L 1	L 4																	
Line stride	1	1	1	1	2	2	2	3	3	4	7	8	9	1 1	1 4	1 8	2 3	3 0	3 9
Font width (max)	8	8	8	8	1 1	1 3	1 7	1 8	2 5	3 4	1 3	1 5	1 9	2 1	2 8	3 7	4 9	6 3	8 2
Font height	8	8	1 6	1 6	1 3	1 7	2 0	2 2	2 9	3 8	1 6	2 0	2 5	2 8	3 6	4 9	6 3	8 3	1 0 8
Image pointer start address (hex)	2FF7FC	2FFBFC	2FE7FC	2FEFFC	2FDAFC	2FCD3C	2FBD7C	2FA17C	2F7E3C	2F3D1C	2F181C	2ED61C	2E799C	2DFBBC	2D263C	2BAC3C	2945FC	251E1C	1E1B5C

Table 4-9 ROM font ASCII character width in pixels

	Font	Index	16/	2	2	2	2	2	2	2	2	2	2	3	3	3	3	3
		=>	18	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4
	0	NULL	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	1	SOH	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	2	STX	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	3	ETX	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	4	EOT	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
S	5	ENQ	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Π	6	ACK	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
5	7	BEL	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ıar	8	BS	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
act	9	HT	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
er	10	LF	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
wic	11	VT	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
dth	12	FF	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
in	13	CR	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
pi	14	SO	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
xel	15	SI	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
S	16	DLE	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	17	DC1	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	18	DC2	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	19	DC3	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	20	DC4	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

F	ont	Index	16/	2	2	2	2	2	2	2	2	2	2	3	3	3	3	3
		=>	18	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4
	21	NAK	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	22	SYN	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	23	ETB	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	24	CAN	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	25	EM	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	26	SUB	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	27	ESC	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	28	FS	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	29	GS	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	30	RS	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	31	US	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	32	spac		-		_	_	-		-		_	_					~ ~
	22	e	8	3	4	5	5	6	9	3	4	5	6	8	10	13	18	23
	33	!	8	3	4	5	6	6	9	3	4	6	6	9	11	15	19	25
	34 25		8	4	5	6	5	8	12	5	6	/	8	12	15	19	25	33
	35	#	8	6	8	9	10	14	19	10	11	14	15	19	26	33	44	5/
	36	\$ 0/	8	6	8	9	10	13	18	8	10	11	15	18	25	31	41	54
	3/	%	8	9	12	14	10	17	29	11	13	16	17	23	31	40	52	68
	38	8	8	8	10	11	13	17	22	9	11	14	15	19	26	34	44	5/
	39 40	(8	2	5	3	3	0	11	5	4	4	5	/	10	10	15	20
	40 41		8	4	 Г	6	6	8	11	<u></u> Г	6	/	9	10	15	10	24	21
	41 42)	8	4	2 7	6	0	0	12	כ ד	0	0 10	0	10	14	18	24	31
	42 42		8 0	4	/	10	10	10	10	/	0 10	10	14	14	18	24	31 41	40 50
	45 44	т	0	2	2	10	10	14	19	2	10	12	14	7	24	10	41	20
	44 15	/	0	3	2	4	5	0	9	5	4	4) 11	15	9	24	22	20
	45 46	-	0	4	4	5	5	6	0	2	/	10	7	0	10	<u>24</u>	10	41
	40	•	0	2		4	5	7	9	5	4	0	10	12	17	24	20	24
	47 10	/	0	5	4	0	10	12	9 10	0	10	12	10	17	24	22	40	50
	40 / 0	1	0 8	6	0 8	9	10	13	18	0 Q	10	12	14	17	24	30	40	52
	50	2	0 8	6	8 8	9	10	13	18	Q Q	10	12	1/	17	24	30	40	52
	50 51	2	0 8	6	8 8	9	10	13	18	Q Q	10	12	1/	17	24	30	40	52
	52	7	0 8	6	8 8	9	10	13	18	Q Q	10	12	1/	17	24	30	40	52
	52 53	т 5	8	6	8	9	10	13	18	8	10	12	14	17	24	30	40	52
	55 54	6	8	6	8	9	10	13	18	8	10	12	14	17	24	30	40	52
	55	7	8	6	8	g	10	13	18	8	10	12	14	17	24	30	40	52
	56	8	8	6	8	9	10	13	18	8	10	12	14	17	24	30	40	52
	57	9	8	6	8	9	10	13	18	8	10	12	14	17	24	30	40	52
	58	:	8	3	3	4	5	6	9	3	4	6	6	7	10	13	18	23
	59	:	8	3	4	4	5	6	9	3	4	6	6	8	10	14	18	23
(60	<	8	6	8	10	10	15	19	8	9	11	12	16	21	28	36	46
(61	=	8	5	9	10	11	15	19	8	9	13	14	18	23	30	40	52
(62	>	8	6	8	10	10	15	19	8	9	11	13	16	22	29	37	48
(63	?	8	6	8	9	10	12	18	7	9	10	12	15	20	26	34	44
(64	@	8	11	13	17	18	25	34	13	15	19	21	28	37	49	63	82
(65	A	8	7	9	11	13	17	22	9	11	13	15	20	27	34	45	58
(66	В	8	7	9	11	13	17	22	9	10	14	15	19	27	34	45	58
(67	С	8	8	10	12	14	18	24	9	11	13	15	20	26	34	45	58
(68	D	8	8	10	12	14	18	24	9	11	14	17	22	28	36	48	63
(69	E	8	7	9	11	13	16	22	7	9	12	13	16	23	29	39	50
	70	F	8	6	8	10	12	14	20	7	9	12	13	17	22	29	39	50
	71	G	8	8	11	13	15	19	25	9	11	14	16	22	28	37	48	62
	72	Н	8	8	10	12	14	18	24	9	11	15	17	23	29	37	50	65
	73	Ι	8	3	4	4	6	8	9	4	5	6	7	9	12	15	20	26
	74	J	8	5	7	8	10	13	16	8	9	12	13	17	23	30	40	50
	75	К	8	7	9	11	13	18	22	9	11	14	16	19	26	34	45	58

Font	Index	16/	2	2	2	2	2	2	2	2	2	2	3	3	3	3	3
	=>	18	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4
76	L	8	6	8	9	11	14	18	7	9	12	13	17	22	29	39	51
77	М	8	9	12	13	16	21	27	11	14	19	21	26	35	46	62	79
78	N	8	8	10	12	14	18	24	9	11	15	17	23	29	37	50	65
79	0	8	8	11	13	15	18	25	10	12	14	16	22	28	37	49	63
80	Р	8	7	9	11	13	16	22	9	10	14	15	19	26	34	45	58
81	Q	8	8	11	13	15	18	26	10	12	14	17	22	29	38	50	64
82	R	8	7	10	12	14	17	24	9	11	13	15	19	27	33	45	58
83	S	8	7	9	11	13	16	22	9	11	12	14	20	26	33	43	56
84	T	8	5	9	10	12	16	20	10	12	14	15	19	26	32	42	56
85	U	8	8	10	12	14	18	24	9	11	13	1/	21	28	37	48	62
86	V	8	/	9	11	13	1/	22	9	11	14	15	20	27	34	45	58
8/	W	8	9	13	15	18	22	31	12	15	18	21	27	36	46	61	79
88	X	8	/	9	11	13	1/	22	9	11	13	15	20	27	34	45	58
89	Y 7	8	/	9	11	13	16	22	9	10	14	15	19	26	34	45	58
90		8	/	9	10	12	15	20	9		13	14	18	25	32	42	55
91		8	3	4	<u></u> Б	 Г	7	9	4	כ ד	0	/	12	10	22	19	20
92		8 0	3	4	2 5	2 E	7	9	0	/ E	9	10	13	10	1 5	29	30
93		0	5	4	0	0	12	9	4	5	/	10	9	10	12	20	20
94		Q	6	/ Q	0	9 11	1/	10	0 Q	10	9 11	13	16	21	25	34	13
95	· ·	Q	3	5	5	11	14	11	1	5	7	22	10	12	17	24	20
90	2	0 8	5	2	0 0	11	/	18	4 Q	3	11	13	17	23	30	30	50
98	a b	8	6	7	q	11	14	18	8	g	11	14	17	23	31	40	52
99	с С	8	5	7	8	10	12	16	8	9	11	12	16	27	28	37	48
100	b	8	6	8	9	11	14	18	8	10	12	14	17	24	31	40	52
101	e	8	5	8	9	10	13	18	8	9	11	12	16	22	29	37	48
102	f	8	4	4	5	6	8	9	6	7	8	10	12	15	19	25	31
103	a	8	6	8	9	11	14	18	8	10	11	14	18	24	31	41	52
104	h	8	6	8	9	10	13	18	8	9	11	14	17	24	31	41	52
105	i	8	2	3	3	4	6	7	3	4	6	6	7	10	13	18	23
106	i	8	2	3	4	4	6	7	3	4	6	6	8	11	14	18	23
107	k	8	5	7	8	9	12	16	7	9	11	13	16	22	28	36	47
108		8	2	3	3	4	6	7	3	4	6	6	7	10	13	18	23
109	m	8	8	11	14	16	20	27	11	15	18	21	27	36	47	63	80
110	n	8	6	8	9	10	14	18	8	9	11	14	17	24	31	41	52
111	0	8	6	8	9	11	13	18	8	10	12	13	17	24	31	40	52
112	р	8	6	8	9	11	14	18	8	9	11	14	17	24	31	40	51
113	q	8	6	8	9	11	14	18	8	10	12	13	17	24	31	40	52
114	r	8	4	5	5	6	9	11	5	6	7	9	11	15	19	25	32
115	s	8	5	7	8	9	12	16	7	9	11	12	17	22	29	38	48
116	t	8	4	4	5	6	8	9	6	7	8	9	11	14	17	23	29
117	u	8	5	7	9	10	14	18	8	9	12	14	17	24	31	41	52
118	v	8	6	7	8	10	13	16	7	9	11	12	16	21	27	36	46
119	w	8	8	10	12	14	18	23	11	13	16	18	23	32	41	54	70
120	x	8	6	7	8	10	12	16	7	9	11	12	16	21	27	36	46
121	У	8	5	7	8	10	13	16	7	9	11	12	16	21	27	36	46
122	Z	8	5	7	8	9	12	16	8	9	11	12	15	22	27	36	46
123	{	8	3	5	6	6	8	11	5	6	8	8	11	15	18	24	31
124		8	3	3	4	5	6	9	3	4	5	6	7	10	14	18	23
125	}	8	3	5	6	6	8	11	5	6	7	9	10	15	18	24	31
126	~	8	7	8	10	10	14	19	10	11	14	15	21	29	36	47	63
127	DEL	8	0	0	0	0	0	0	3	4	5	6	5	10	13	18	23

Table 4-10 ROM font Extended ASCII characters