



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## Double channel high-side driver with analog current sense for 24 V automotive applications

Datasheet – production data

### Features

|                                   |                  |           |
|-----------------------------------|------------------|-----------|
| Max transient supply voltage      | V <sub>CC</sub>  | 58 V      |
| Operating voltage range           | V <sub>CC</sub>  | 8 to 36 V |
| Typ on-state resistance (per ch.) | R <sub>ON</sub>  | 35 mΩ     |
| Current limitation (typ)          | I <sub>LIM</sub> | 42 A      |
| Off-state supply current          | I <sub>S</sub>   | 2 µA      |



### Application

All types of resistive, inductive and capacitive loads

- General
  - Very low standby current
  - 3.0 V CMOS compatible input
  - Optimized electromagnetic emission
  - Very low electromagnetic susceptibility
  - Compliant with European directive 2002/95/EC
  - Fault reset standby pin (FR\_Stby)
- Diagnostic functions
  - Proportional load current sense
  - High current sense precision for wide range currents
  - Off-state open load detection
  - Output short to V<sub>CC</sub> detection
  - Overload and short to ground latch off
  - Thermal shutdown latch-off
  - Very low current sense leakage
- Protections
  - Undervoltage shutdown
  - Overvoltage clamp
  - Load current limitation
  - Self limiting of fast thermal transients
  - Protection against loss of ground and loss of V<sub>CC</sub>
  - Thermal shutdown
  - Electrostatic discharge protection

### Description

The VND5T035AK-E is a monolithic device made using STMicroelectronics® VIPower® technology, intended for driving resistive or inductive loads with one side connected to ground. Active V<sub>CC</sub> pin voltage clamp protects the device against low energy spikes.

The device integrates an analog current sense which delivers a current proportional to the load current.

Fault conditions such as overload, overtemperature or short to V<sub>CC</sub> are reported via the current sense pin.

Output current limitation protects the device in overload conditions. The device latches off in case of overload or thermal shutdown.

The device is reset by a low level pass on the fault reset standby pin.

A permanent low level on the inputs and on the fault reset standby pins disables all outputs and sets the device in standby mode.

## Contents

|          |   |           |
|----------|---|-----------|
| <b>1</b> | <b>Block diagram and pin description</b>            | <b>5</b>  |
| <b>2</b> | <b>Electrical specifications</b>                    | <b>7</b>  |
| 2.1      | Absolute maximum ratings                            | 7         |
| 2.2      | Thermal data  | 8         |
| 2.3      | Electrical characteristics                          | 9         |
| 2.4      | Electrical characteristics curves                   | 18        |
| <b>3</b> | <b>Application information</b>                      | <b>20</b> |
| 3.1      | GND protection network against reverse battery      | 20        |
| 3.1.1    | Solution 1: resistor in the ground line (RGND only) | 20        |
| 3.1.2    | Solution 2: diode (DGND) in the ground line         | 21        |
| 3.2      | Load dump protection                                | 21        |
| 3.3      | MCU I/Os protection                                 | 21        |
| 3.4      | Maximum demagnetization energy ( $V_{CC} = 24$ V)   | 22        |
| <b>4</b> | <b>Package and PCB thermal data</b>                 | <b>23</b> |
| 4.1      | PowerSSO-24 thermal data                            | 23        |
| <b>5</b> | <b>Package and packing information</b>              | <b>26</b> |
| 5.1      | ECOPACK®  | 26        |
| 5.2      | PowerSSO-24 package information                     | 26        |
| 5.3      | PowerSSO-24 packing information                     | 28        |
| <b>6</b> | <b>Order codes</b>                                  | <b>29</b> |
| <b>7</b> | <b>Revision history</b>                             | <b>30</b> |

## List of tables


|           |   |    |
|-----------|---|----|
| Table 1.  | Pin function . . . . .  | 5  |
| Table 2.  | Suggested connections for unused and not connected pins . . . . .                 | 6  |
| Table 3.  | Absolute maximum ratings . . . . .  | 7  |
| Table 4.  | Thermal data . . . . .  | 8  |
| Table 5.  | Power section . . . . .   | 9  |
| Table 6.  | Switching ( $V_{CC} = 24\text{ V}$ ; $T_j = 25\text{ }^\circ\text{C}$ ) . . . . . | 9  |
| Table 7.  | Logic inputs . . . . .  | 10 |
| Table 8.  | Protections and diagnostics . . . . .   | 11 |
| Table 9.  | Current sense ( $8\text{ V} < V_{CC} < 36\text{ V}$ ) . . . . .                   | 12 |
| Table 10. | Openload detection ( $V_{FR\_Stby} = 5\text{ V}$ ) . . . . .                      | 13 |
| Table 11. | Truth table . . . . .   | 16 |
| Table 12. | Electrical transient requirements (part 1) . . . . .                              | 17 |
| Table 13. | Electrical transient requirements (part 2) . . . . .                              | 17 |
| Table 14. | Electrical transient requirements (part 3) . . . . .                              | 17 |
| Table 15. | Thermal parameters . . . . .  | 25 |
| Table 16. | PowerSSO-24 mechanical data . . . . .   | 27 |
| Table 17. | Device summary . . . . .  | 29 |
| Table 18. | Document revision history . . . . .   | 30 |

## List of figures

|            |  |    |
|------------|--|----|
| Figure 1.  | Block diagram . . . . .  | 5  |
| Figure 2.  | Configuration diagram PowerSSO-24 (top view) . . . . .   | 6  |
| Figure 3.  | Current and voltage conventions . . . . .  | 7  |
| Figure 4.  | Treset definition . . . . .  | 10 |
| Figure 5.  | Tstby definition . . . . .   | 11 |
| Figure 6.  | Current sense delay characteristics . . . . .  | 13 |
| Figure 7.  | Openload off-state delay timing . . . . .  | 13 |
| Figure 8.  | Switching characteristics . . . . .  | 14 |
| Figure 9.  | Output stuck to VCC detection delay time at FRSTBY activation. . . . .                               | 14 |
| Figure 10. | Delay response time between rising edge of output current and rising edge of current sense . . . . . | 15 |
| Figure 11. | Output voltage drop limitation . . . . .   | 15 |
| Figure 12. | Device behavior in overload condition . . . . .  | 16 |
| Figure 13. | Off-state output current . . . . .   | 18 |
| Figure 14. | High-level input current . . . . .   | 18 |
| Figure 15. | Input clamp voltage . . . . .  | 18 |
| Figure 16. | High-level input voltage . . . . .   | 18 |
| Figure 17. | Low-level input voltage . . . . .  | 18 |
| Figure 18. | Input hysteresis voltage . . . . .   | 18 |
| Figure 19. | On-state resistance vs $T_{case}$ . . . . .  | 19 |
| Figure 20. | On-state resistance vs $V_{CC}$ . . . . .  | 19 |
| Figure 21. | $I_{LIMH}$ vs $T_{case}$ . . . . .   | 19 |
| Figure 22. | Turn-on voltage slope . . . . .  | 19 |
| Figure 23. | Turn-off voltage slope . . . . .   | 19 |
| Figure 24. | Application schematic . . . . .  | 20 |
| Figure 25. | Maximum turn-off current versus inductance . . . . .   | 22 |
| Figure 26. | PowerSSO-24 PC board . . . . .   | 23 |
| Figure 27. | $R_{thj-amb}$ vs PCB copper area in open box free air condition (one channel ON) . . . . .           | 23 |
| Figure 28. | PowerSSO-24 thermal impedance junction ambient single pulse (one channel ON) . . . . .               | 24 |
| Figure 29. | Thermal fitting model of a double channel HSD in PowerSSO-24 . . . . .                               | 24 |
| Figure 30. | PowerSSO-24 package dimensions . . . . .   | 26 |
| Figure 31. | PowerSSO-24 tube shipment (no suffix) . . . . .  | 28 |
| Figure 32. | PowerSSO-24 tape and reel shipment (suffix "TR") . . . . .   | 28 |

# 1 Block diagram and pin description

**Figure 1. Block diagram**



**Table 1. Pin function**

| Name               | Function   |
|--------------------|--|
| V <sub>CC</sub>    | Battery connection   |
| OUT <sub>1,2</sub> | Power outputs  |
| GND                | Ground connection  |
| IN <sub>1,2</sub>  | Voltage controlled input pins with hysteresis, CMOS compatible. They Control output switch state   |
| CS <sub>1,2</sub>  | Analog current sense pins, they deliver a current proportional to the load current   |
| FR_Stby            | In case of latch-off for overtemperature/overcurrent condition, a low pulse on the FR_Stby pin is needed to reset the channel.<br>The device enters in standby mode if all inputs and the FR_Stby pin are low. |

Figure 2. Configuration diagram PowerSSO-24 (top view)





Table 2. Suggested connections for unused and not connected pins

| Connection / pin | CurrentSense           | N.C.             | Output      | Input                  | FR_Stby       |
|------------------|------------------------|------------------|-------------|------------------------|---------------|
| Floating         | Not allowed            | X <sup>(1)</sup> | X           | X                      | X             |
| To ground        | Through 10 KΩ resistor | X                | Not allowed | Through 10 KΩ resistor | Through 10 KΩ |

1. X: do not care.

## 2 Electrical specifications

**Figure 3. Current and voltage conventions**



Note:  $V_{Fn} = V_{OUTn} - V_{CC}$  during reverse battery condition.

### 2.1 Absolute maximum ratings

Stressing the device above the ratings listed in the [Table 3](#) may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to the conditions reported in this section for extended periods may affect device reliability.

**Table 3. Absolute maximum ratings**

| Symbol         | Parameter   | Value                      | Unit |
|----------------|---|----------------------------|------|
| $V_{CC}$       | DC supply voltage   | 58                         | V    |
| $-V_{CC}$      | Reverse DC supply voltage   | 0.3                        | V    |
| $-I_{GND}$     | DC reverse ground pin current   | 200                        | mA   |
| $I_{OUT}$      | DC output current   | Internally limited         | A    |
| $-I_{OUT}$     | Reverse DC output current   | 40                         | A    |
| $I_{IN}$       | DC input current  | -1 to 10                   | mA   |
| $I_{FR\_Stby}$ | Fault reset standby DC input current  | -1 to 1.5                  | mA   |
| $-I_{CSENSE}$  | DC reverse CS pin current   | 200                        | mA   |
| $V_{CSENSE}$   | Current sense maximum voltage   | $V_{CC} - 58$ to $+V_{CC}$ | V    |
| $E_{MAX}$      | Maximum switching energy<br>( $L = 2.3 \text{ mH}$ ; $V_{BAT} = 32 \text{ V}$ ; $T_{jstart} = 150^\circ\text{C}$ ; $I_{OUT} = I_{limL(\text{typ})}$ ) | 250                        | mJ   |

**Table 3. Absolute maximum ratings (continued)**

| Symbol     | Parameter   | Value      | Unit             |
|------------|---|------------|------------------|
| $L_{smax}$ | Maximum strain inductance in short circuit condition<br>$R_L = 300 \text{ m}\Omega$ , $V_{BAT} = 32 \text{ V}$ , $T_{jstart} = 150 \text{ }^\circ\text{C}$ , $I_{OUT} = I_{LMHmax}$ | 40         | $\mu\text{H}$    |
| $V_{ESD}$  | Electrostatic discharge<br>(Human Body Model: $R = 1.5 \text{ K}\Omega$ ; $C = 100 \text{ pF}$ )  |            |                  |
|            | - $IN_{1,2}$  | 4000       | V                |
|            | - $CS_{1,2}$  | 2000       | V                |
|            | - $FR\_Stby$  | 4000       | V                |
|            | - $OUT_{1,2}$   | 5000       | V                |
|            | - $V_{CC}$  | 5000       | V                |
| $V_{ESD}$  | Charge device model (CDM-AEC-Q100-011)  | 750        | V                |
| $T_j$      | Junction operating temperature  | -40 to 150 | $^\circ\text{C}$ |
| $T_{stg}$  | Storage temperature   | -55 to 150 | $^\circ\text{C}$ |

## 2.2 Thermal data

**Table 4. Thermal data**

| Symbol         | Parameter  | Value                         | Unit               |
|----------------|--|-------------------------------|--------------------|
| $R_{thj-case}$ | Thermal resistance junction-case (max) (with one channel ON) | 2                             | $^\circ\text{C/W}$ |
| $R_{thj-amb}$  | Thermal resistance junction-ambient (max)                    | See <a href="#">Figure 27</a> | $^\circ\text{C/W}$ |

## 2.3 Electrical characteristics

$8 \text{ V} < V_{CC} < 36 \text{ V}$ ;  $-40^\circ\text{C} < T_j < 150^\circ\text{C}$ , unless otherwise specified.

**Table 5. Power section**

| Symbol        | Parameter                          | Test conditions   | Min. | Typ.             | Max.             | Unit          |
|---------------|------------------------------------|---|------|------------------|------------------|---------------|
| $V_{CC}$      | Operating supply voltage           |   | 8    | 24               | 36               | V             |
| $V_{USD}$     | Undervoltage shutdown              |   |      | 3.5              | 5                | V             |
| $V_{USDhyst}$ | Undervoltage shutdown hysteresis   |   |      | 0.5              |                  | V             |
| $R_{ON}$      | On-state resistance <sup>(1)</sup> | $I_{OUT} = 3 \text{ A}; T_j = 25^\circ\text{C}$   |      | 35               |                  | $\mu\Omega$   |
|               |                                    | $I_{OUT} = 3 \text{ A}; T_j = 150^\circ\text{C}$  |      |                  | 70               |               |
| $V_{clamp}$   | Clamp voltage                      | $I_S = 20 \text{ mA}$   | 58   | 64               | 70               | V             |
| $I_S$         | Supply current                     | Off-state; $V_{CC} = 24 \text{ V}; T_j = 25^\circ\text{C}$ ; $V_{IN} = V_{OUT} = V_{SENSE} = 0 \text{ V}$ |      | 2 <sup>(2)</sup> | 5 <sup>(2)</sup> | $\mu\text{A}$ |
|               |                                    | On-state; $V_{CC} = 24 \text{ V}; V_{IN} = 5 \text{ V}; I_{OUT} = 0 \text{ A}$                            |      | 4.2              | 6                | mA            |
| $I_{L(off)}$  | Off-state output current           | $V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 24 \text{ V}; T_j = 25^\circ\text{C}$                           | 0    | 0.01             | 3                | $\mu\text{A}$ |
|               |                                    | $V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 24 \text{ V}; T_j = 125^\circ\text{C}$                          | 0    |                  | 5                |               |
| $V_F$         | Output - $V_{CC}$ diode voltage    | $-I_{OUT} = 3 \text{ A}; T_j = 150^\circ\text{C}$   |      |                  | 0.7              | V             |

1. For each channel


2. PowerMOS leakage included


**Table 6. Switching ( $V_{CC} = 24 \text{ V}; T_j = 25^\circ\text{C}$ )**

| Symbol                | Parameter                                 | Test conditions  | Min. | Typ. | Max. | Unit                   |
|-----------------------|---|------------------|------|------|------|------------------------|
| $t_{d(on)}$           | Turn-on delay time                        | $R_L = 8 \Omega$ |      | 46   |      | $\mu\text{s}$          |
| $t_{d(off)}$          | Turn-off delay time                       | $R_L = 8 \Omega$ |      | 54   |      | $\mu\text{s}$          |
| $dV_{OUT}/dt_{(on)}$  | Turn-on voltage slope                     | $R_L = 8 \Omega$ |      | 0.55 |      | $\text{V}/\mu\text{s}$ |
| $dV_{OUT}/dt_{(off)}$ | Turn-off voltage slope                    | $R_L = 8 \Omega$ |      | 0.46 |      | $\text{V}/\mu\text{s}$ |
| $W_{ON}$              | Switching energy losses during $t_{won}$  | $R_L = 8 \Omega$ |      | 1    |      | $\text{mJ}$            |
| $W_{OFF}$             | Switching energy losses during $t_{woff}$ | $R_L = 8 \Omega$ |      | 0.65 |      | $\text{mJ}$            |

**Table 7. Logic inputs**

| Symbol                        | Parameter                              | Test conditions                        | Min. | Typ. | Max. | Unit          |
|-------------------------------|--|--|------|------|------|---------------|
| $V_{IL}$                      | Input low level voltage                |  |      |      | 0.9  | V             |
| $I_{IL}$                      | Low level input current                | $V_{IN} = 0.9 \text{ V}$               | 1    |      |      | $\mu\text{A}$ |
| $V_{IH}$                      | Input high level voltage               |  | 2.1  |      |      | V             |
| $I_{IH}$                      | High level input current               | $V_{IN} = 2.1 \text{ V}$               |      |      | 10   | $\mu\text{A}$ |
| $V_{I(\text{hyst})}$          | Input hysteresis voltage               |  | 0.25 |      |      | V             |
| $V_{ICL}$                     | Input clamp voltage                    | $I_{IN} = 1 \text{ mA}$                | 5.5  |      | 7    | V             |
|                               |  | $I_{IN} = -1 \text{ mA}$               |      | -0.7 |      | V             |
| $V_{FR\_Stby\_L}$             | Fault_reset_standby low level voltage  |  |      |      | 0.9  | V             |
| $I_{FR\_Stby\_L}$             | Low level fault_reset_standby current  | $V_{FR\_Stby} = 0.9 \text{ V}$         | 1    |      |      | $\mu\text{A}$ |
| $V_{FR\_Stby\_H}$             | Fault_reset_standby high level voltage |  | 2.1  |      |      | V             |
| $I_{FR\_Stby\_H}$             | High level fault_reset_standby current | $V_{FR\_Stby} = 2.1 \text{ V}$         |      |      | 10   | $\mu\text{A}$ |
| $V_{FR\_Stby\_(\text{hyst})}$ | Fault_reset_standby hysteresis voltage |  | 0.25 |      |      | V             |
| $V_{FR\_Stby\_CL}$            | Fault_reset_standby clamp voltage      | $I_{FR\_Stby} = 15 \text{ mA (10 ms)}$ | 11   |      | 15   | V             |
|                               |  | $I_{FR\_Stby} = -1 \text{ mA}$         |      | -0.7 |      | V             |
| $t_{\text{reset}}$            | Overload latch-off reset time          | See <a href="#">Figure 4</a>           | 2    |      | 24   | $\mu\text{s}$ |
| $t_{\text{stby}}$             | Standby delay                          | See <a href="#">Figure 5</a>           | 120  |      | 1200 | $\mu\text{s}$ |

**Figure 4. Treset definition**

**Figure 5.** Tstby definition**Table 8.** Protections and diagnostics

| Symbol             | Parameter                                     | Test conditions  | Min.                 | Typ.                 | Max.                 | Unit               |
|--------------------|---|--|----------------------|----------------------|----------------------|--------------------|
| $I_{\text{limH}}$  | DC short circuit current                      | $V_{\text{CC}} = 24\text{V}$   | 30                   | 42                   | 55                   | A                  |
|                    |   | $5\text{ V} < V_{\text{CC}} < 36\text{ V}$   |                      |                      | 55                   | A                  |
| $I_{\text{limL}}$  | Short circuit current during thermal cycling  | $V_{\text{CC}} = 24\text{ V}; T_R < T_j < T_{\text{TSD}}$                          |                      | 10.5                 |                      | A                  |
| $T_{\text{TSD}}$   | Shutdown temperature                          |  | 150                  | 175                  | 200                  | $^{\circ}\text{C}$ |
| $T_R$              | Reset temperature                             |  | $T_{\text{RS}} + 1$  | $T_{\text{RS}} + 5$  |                      | $^{\circ}\text{C}$ |
| $T_{\text{RS}}$    | Thermal reset of status                       |  | 135                  |                      |                      | $^{\circ}\text{C}$ |
| $T_{\text{HYST}}$  | Thermal hysteresis ( $T_{\text{TSD}} - T_R$ ) |  |                      | 7                    |                      | $^{\circ}\text{C}$ |
| $V_{\text{DEMAG}}$ | Turn-off output voltage clamp                 | $I_{\text{OUT}} = 3\text{ A}; V_{\text{IN}} = 0\text{; }L = 6\text{ mH}$           | $V_{\text{CC}} - 58$ | $V_{\text{CC}} - 64$ | $V_{\text{CC}} - 70$ | V                  |
| $V_{\text{ON}}$    | Output voltage drop limitation                | $I_{\text{OUT}} = 150\text{ mA; }T_j = -40^{\circ}\text{C...+150}^{\circ}\text{C}$ |                      | 25                   |                      | mV                 |

**Table 9. Current sense (8 V < V<sub>CC</sub> < 36 V)**



| Symbol   | Parameter  | Test conditions   | Min.         | Typ. | Max.         | Unit |
|--|--|---|--------------|------|--------------|------|
| K <sub>1</sub>                                 | I <sub>OUT</sub> /I <sub>SENSE</sub>   | I <sub>OUT</sub> = 1 A; V <sub>SENSE</sub> = 2 V;<br>T <sub>j</sub> = -40°C...150°C<br>T <sub>j</sub> = 25°C...150°C  | 1952<br>2080 | 2960 | 4150<br>3840 |      |
| dK <sub>1</sub> /K <sub>1</sub> <sup>(1)</sup> | Current sense ratio drift  | I <sub>OUT</sub> = 1 A; V <sub>SENSE</sub> = 2 V;<br>T <sub>j</sub> = -40°C to 150°C  | -15          |      | 15           | %    |
| K <sub>2</sub>                                 | I <sub>OUT</sub> /I <sub>SENSE</sub>   | I <sub>OUT</sub> = 3 A; V <sub>SENSE</sub> = 4 V;<br>T <sub>j</sub> = -40°C...150°C<br>T <sub>j</sub> = 25°C...150°C  | 2490<br>2585 | 2930 | 3440<br>3265 |      |
| dK <sub>2</sub> /K <sub>2</sub> <sup>(1)</sup> | Current sense ratio drift  | I <sub>OUT</sub> = 3 A; V <sub>SENSE</sub> = 4 V;<br>T <sub>j</sub> = -40°C to 150°C  | -10          |      | +10          | %    |
| K <sub>3</sub>                                 | I <sub>OUT</sub> /I <sub>SENSE</sub>   | I <sub>OUT</sub> = 12 A; V <sub>SENSE</sub> = 4 V;<br>T <sub>j</sub> = -40°C...150°C<br>T <sub>j</sub> = 25°C...150°C   | 2770<br>2755 | 2900 | 3125<br>3045 |      |
| dK <sub>3</sub> /K <sub>3</sub> <sup>(1)</sup> | Current sense ratio drift  | I <sub>OUT</sub> = 12 A; V <sub>SENSE</sub> = 4 V;<br>T <sub>j</sub> = -40°C to 150°C   | -5           |      | 5            | %    |
| I <sub>SENSE0</sub>                            | Analog sense leakage current   | I <sub>OUT</sub> = 0 A; V <sub>SENSE</sub> = 0 V;<br>V <sub>IN</sub> = 0 V; T <sub>j</sub> = -40°C...150°C  | 0            |      | 1            | µA   |
|  |  | I <sub>OUT</sub> = 0 A; V <sub>SENSE</sub> = 0 V;<br>V <sub>IN</sub> = 5 V; T <sub>j</sub> = -40°C...150°C  | 0            |      | 2            | µA   |
| V <sub>SENSE</sub>                             | Max analog sense output voltage  | I <sub>OUT</sub> = 12 A; R <sub>SENSE</sub> = 3.9 KΩ  | 5            |      |              | V    |
| V <sub>SENSEH</sub>                            | Analog sense output voltage in fault condition <sup>(2)</sup>                              | V <sub>CC</sub> = 24 V; R <sub>SENSE</sub> = 3.9 KΩ   | 7.5          | 8.5  | 9.5          | V    |
| I <sub>SENSEH</sub>                            | Analog sense output current in fault condition (2)   | V <sub>CC</sub> = 24 V; V <sub>SENSE</sub> = 5 V  | 4.9          | 9    | 12           | mA   |
| t <sub>DSENSE2H</sub>                          | Delay response time from rising edge of INPUT pins   | V <sub>SENSE</sub> < 4 V;<br>0.2 A < I <sub>OUT</sub> < 12 A;<br>I <sub>SENSE</sub> = 90 % of I <sub>SENSE</sub> max;<br>(see <a href="#">Figure 6</a> )  |              | 200  | 400          | µs   |
| Δt <sub>DSENSE2H</sub>                         | Delay response time between rising edge of output current and rising edge of current sense | V <sub>SENSE</sub> < 4 V;<br>I <sub>SENSE</sub> = 90 % of I <sub>SENSEMAX</sub> ;<br>I <sub>OUT</sub> = 90 % of I <sub>OUTMAX</sub> ;<br>I <sub>OUTMAX</sub> = 3 A (see <a href="#">Figure 10</a> ) |              |      | 250          | µs   |
| t <sub>DSENSE2L</sub>                          | Delay response time from falling edge of INPUT pins  | V <sub>SENSE</sub> < 4 V;<br>0.2 A < I <sub>OUT</sub> < 12 A;<br>I <sub>SENSE</sub> = 10 % of I <sub>SENSE</sub> max;<br>(see <a href="#">Figure 6</a> )  |              | 5    | 20           | µs   |

1. Parameter guaranteed by design; it is not tested.



2. Fault condition includes: power limitation, overtemperature and open load in off-state condition.

**Table 10.** Openload detection ( $V_{FR\_Stby} = 5$  V)


| Symbol           | Parameter   | Test conditions   | Min. | Typ. | Max. | Unit |
|------------------|---|---|------|------|------|------|
| $V_{OL}$         | Openload off-state voltage detection threshold                                | $V_{IN} = 0$ V; $8$ V < $V_{CC}$ < $36$ V   | 2    |      | 4    | V    |
| $t_{DSTKON}$     | Output short circuit to $V_{CC}$ detection delay at turn off                  | See <i>Figure 7</i>   | 180  |      | 1800 | μs   |
| $I_{L(off2)}$    | Off-state output current at $V_{OUT} = 4$ V                                   | $V_{IN} = 0$ V; $V_{SENSE} = 0$ V; $V_{OUT}$ rising from $0$ V to $4$ V                   | -120 |      | 0    | μA   |
| $t_{d\_vol}$     | Delay response from output rising edge to $V_{SENSE}$ rising edge in openload | $V_{OUT} = 4$ V; $V_{IN} = 0$ V; $V_{SENSE} = 90\%$ of $V_{SENSEH}$ ; $R_{SENSE} = 3.9$ K |      |      | 20   | μs   |
| $t_{DFRSTK\_ON}$ | Output short circuit to $V_{CC}$ detection delay at FRSTBY activation         | See <i>Figure 9</i> ; Input <sub>1,2</sub> = low  |      |      | 50   | μs   |

**Figure 6.** Current sense delay characteristics**Figure 7.** Openload off-state delay timing

Note:  $V_{fr\_stby} = \text{high}$

**Figure 8. Switching characteristics****Figure 9. Output stuck to VCC detection delay time at FRSTBY activation**

**Figure 10. Delay response time between rising edge of output current and rising edge of current sense**



**Figure 11. Output voltage drop limitation**




Figure 12. Device behavior in overload condition




Table 11. Truth table

| Conditions                         | Fault reset standby | Input | Output   | Sense               |
|------------------------------------|---------------------|-------|----------|---------------------|
| Standby                            | L                   | L     | L        | 0                   |
| Normal operation                   | X                   | L     | L        | 0                   |
|                                    | X                   | H     | H        | Nominal             |
| Overload                           | X                   | L     | L        | 0                   |
|                                    | X                   | H     | H        | > Nominal           |
| Overtemperature / short to ground  | X                   | L     | L        | 0                   |
|                                    | L                   | H     | Cycling  | V <sub>SENSEH</sub> |
|                                    | H                   | H     | Latched  | V <sub>SENSEH</sub> |
| Undervoltage                       | X                   | X     | L        | 0                   |
| Short to V <sub>BAT</sub>          | L                   | L     | H        | 0                   |
|                                    | H                   | L     | H        | V <sub>SENSEH</sub> |
|                                    | X                   | H     | H        | < Nominal           |
| Open load off-state (with pull-up) | L                   | L     | H        | 0                   |
|                                    | H                   | L     | H        | V <sub>SENSEH</sub> |
|                                    | X                   | H     | H        | 0                   |
| Negative output voltage clamp      | X                   | L     | Negative | 0                   |

**Table 12. Electrical transient requirements (part 1)**

| ISO 7637-2:<br>2004(E)<br>Test pulse | Test levels <sup>(1)</sup> |         | Number of<br>pulses or<br>test times | Burst cycle/pulse<br>repetition time |        | Delays and<br>impedance |
|--------------------------------------|----------------------------|---------|--------------------------------------|--------------------------------------|--------|-------------------------|
|                                      | III                        | IV      |                                      |                                      |        |                         |
| 1                                    | - 450 V                    | - 600 V | 5000<br>pulses                       | 0.5 s                                | 5 s    | 1 ms, 50 Ω              |
| 2a                                   | + 37 V                     | + 50 V  | 5000<br>pulses                       | 0.2 s                                | 5 s    | 50 μs, 2 Ω              |
| 3a                                   | - 150 V                    | - 200 V | 1h                                   | 90 ms                                | 100 ms | 0.1 μs, 50 Ω            |
| 3b                                   | + 150 V                    | + 200 V | 1h                                   | 90 ms                                | 100 ms | 0.1 μs, 50 Ω            |
| 4                                    | - 12 V                     | - 16 V  | 1 pulse                              |                                      |        | 100 ms, 0.01 Ω          |
| 5b <sup>(1)</sup>                    | + 123 V                    | + 174 V | 1 pulse                              |                                      |        | 350 ms, 1 Ω             |

1. Valid in case of external load dump clamp: 58 V maximum referred to ground.

**Table 13. Electrical transient requirements (part 2)<sup>(1)</sup>**

| ISO 7637-2:<br>2004(E)<br>Test pulse | Test level results |    |
|--------------------------------------|--------------------|----|
|                                      | III                | IV |
| 1                                    | C                  | C  |
| 2a                                   | C                  | C  |
| 3a                                   | C                  | C  |
| 3b <sup>(2)</sup>                    | E                  | E  |
| 3b <sup>(3)</sup>                    | C                  | C  |
| 4                                    | C                  | C  |
| 5b <sup>(4)</sup>                    | C                  | C  |

1. In order to guarantee the ISO transient classes a minimum 10KΩ protection resistors are needed on logic pins
2. Without capacitor between  $V_{CC}$  and GND.
3. With 10 nF between  $V_{CC}$  and GND.
4. External load dump clamp, 58 V maximum, referred to ground.

**Table 14. Electrical transient requirements (part 3)**

| Class | Contents   |
|-------|--|
| C     | All functions of the device are performed as designed after exposure to disturbance.   |
| E     | One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device. |

## 2.4 Electrical characteristics curves

Figure 13. Off-state output current




Figure 14. High-level input current




Figure 15. Input clamp voltage




Figure 16. High-level input voltage




Figure 17. Low-level input voltage











Figure 18. Input hysteresis voltage



**Figure 19. On-state resistance vs  $T_{case}$** **Figure 20. On-state resistance vs  $V_{cc}$** **Figure 21.  $I_{LIMH}$  vs  $T_{case}$** **Figure 22. Turn-on voltage slope****Figure 23. Turn-off voltage slope**

### 3 Application information

**Figure 24. Application schematic**



## 3.1 GND protection network against reverse battery

### 3.1.1 Solution 1: resistor in the ground line ( $R_{GND}$ only)

This solution can be used with any type of load.

The following is an indication on how to dimension the  $R_{GND}$  resistor.

1.  $R_{GND} \leq 600 \text{ mV} / (I_{S(on)\max})$ .
2.  $R_{GND} \geq (-V_{CC}) / (-I_{GND})$

where  $-I_{GND}$  is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power dissipation in  $R_{GND}$  (when  $V_{CC} < 0$ : during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where  $I_{S(on)\max}$  becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not shared by the device ground then the  $R_{GND}$  produces a shift ( $I_{S(on)\max} * R_{GND}$ ) in the input thresholds and the status output values. This shift varies depending on how many devices are ON in case of several high side drivers sharing the same  $R_{GND}$ .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests Solution 2 is used (see below).

### 3.1.2 Solution 2: diode ( $D_{GND}$ ) in the ground line

A resistor ( $R_{GND} = 4.7 \text{ k}\Omega$ ) should be inserted in parallel to  $D_{GND}$  if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network produces a shift ( $\approx 600 \text{ mV}$ ) in the input threshold and in the status output values, if the microprocessor ground is not common to the device ground. This shift does not vary if more than one HSD shares the same diode/resistor network.

## 3.2 Load dump protection

$D_{ld}$  is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds to  $V_{CC}$  maximum DC rating. The same applies if the device is subject to transients on the  $V_{CC}$  line that are greater than the ones shown in the ISO T/R 7637/2 table.

## 3.3 MCU I/Os protection

If a ground protection network is used and negative transient is present on the  $V_{CC}$  line, the control pins are pulled negative. ST suggests that a resistor ( $R_{prot}$ ) have to be inserted in line to prevent the microcontroller I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of the microcontroller and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os.

$$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$$

Calculation example:


For  $V_{CCpeak} = -600 \text{ V}$  and  $I_{latchup} \geq 20 \text{ mA}$ ;  $V_{OH\mu C} \geq 4.5 \text{ V}$

$$30 \text{ k}\Omega \leq R_{prot} \leq 180 \text{ k}\Omega$$

Recommended  $R_{prot}$  value is  $60 \text{ k}\Omega$ .

### 3.4 Maximum demagnetization energy ( $V_{CC} = 24$ V)

Figure 25. Maximum turn-off current versus inductance




Note:

Values are generated with  $R_L = 0 \Omega$ . In case of repetitive pulses,  $T_{jstart}$  (at the beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

## 4 Package and PCB thermal data


### 4.1 PowerSSO-24 thermal data

**Figure 26.** PowerSSO-24 PC board




1. Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB: double layer, thermal vias, FR4 area = 77 mm x 86 mm, PCB thickness = 1.6 mm, Cu thickness = 70  $\mu\text{m}$  (front and back side), Copper areas: from minimum pad lay-out to 8  $\text{cm}^2$ ).


**Figure 27.**  $R_{thj\_amb}$  vs PCB copper area in open box free air condition (one channel ON)



**Figure 28. PowerSSO-24 thermal impedance junction ambient single pulse (one channel ON)**



**Figure 29. Thermal fitting model of a double channel HSD in PowerSSO-24**



1. The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered

**Equation 1: Pulse calculation formula**

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where  $\delta = t_p/T$

**Table 15. Thermal parameters**

| Area/island (cm <sup>2</sup> ) | Footprint | 2  | 8  |
|--------------------------------|-----------|----|----|
| R1 (°C/W)                      | 0,5       | —  | —  |
| R2 (°C/W)                      | 0,75      | —  | —  |
| R3 (°C/W)                      | 1         | —  | —  |
| R4 (°C/W)                      | 7,7       | —  | —  |
| R5 (°C/W)                      | 9         | 9  | 8  |
| R6 (°C/W)                      | 28        | 17 | 10 |
| R7 (°C/W)                      | 0,5       | —  | —  |
| R8 (°C/W)                      | 0,75      | —  | —  |
| C1 (W.s/°C)                    | 0,005     | —  | —  |
| C2 (W.s/°C)                    | 0,05      | —  | —  |
| C3 (W.s/°C)                    | 0,1       | —  | —  |
| C4 (W.s/°C)                    | 0,5       | —  | —  |
| C5 (W.s/°C)                    | 1         | 4  | 9  |
| C6 (W.s/°C)                    | 2,2       | 5  | 17 |
| C7 (W.s/°C)                    | 0,005     | —  | —  |
| C8 (W.s/°C)                    | 0,05      | —  | —  |