



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us


Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## Double channel high-side driver with MultiSense analog feedback for automotive applications

Datasheet - production data



### Features

Max transient supply voltage	$V_{CC}$	41 V
Operating voltage range	$V_{CC}$	4 to 28 V
Typ. on-state resistance (per Ch)	$R_{ON}$	12 mΩ
Current limitation (typ)	$I_{LIMH}$	75 A
Standby current (max)	$I_{STBY}$	0.5 μA

- AEC-Q100 qualified 
- General
  - Double channel smart high side driver with MultiSense analog feedback
  - Very low standby current
  - Compatible with 3 V and 5 V CMOS outputs
- MultiSense diagnostic functions
  - Multiplexed analog feedback of: load current with high precision proportional current mirror,  $V_{CC}$  supply voltage and  $T_{CHIP}$  device temperature
  - Overload and short to ground (power limitation) indication
  - Thermal shutdown indication
  - Off-state open-load detection
  - Output short to  $V_{CC}$  detection
  - Sense enable/ disable
- Protections
  - Undervoltage shutdown
  - Ovvoltage clamp
  - Load current limitation
  - Self limiting of fast thermal transients

- Configurable latch-off on overtemperature or power limitation with dedicated fault reset pin
- Loss of ground and loss of  $V_{CC}$
- Reverse battery through self turn-on
- Electrostatic discharge protection

### Applications

- All types of Automotive resistive, inductive and capacitive loads
- Specially intended for Automotive Turn Indicators (up to 3 x P27W or SAE1156 and 2 x R5W paralleled or Automotive Headlamps)

### Description

The device is a double channel high-side driver manufactured using ST proprietary VIPower® M0-7 technology and housed in PowerSSO-36 package. The device is designed to drive 12 V automotive grounded loads through a 3 V and 5 V CMOS-compatible interface, providing protection and diagnostics.

The device integrates advanced protective functions such as load current limitation, overload active management by power limitation and overtemperature shutdown with configurable latch-off.

A  $FaultRST$  pin unlatches the output in case of fault or disables the latch-off functionality.

A dedicated multifunction multiplexed analog output pin delivers sophisticated diagnostic functions including high precision proportional load current sense, supply voltage feedback and chip temperature sense, in addition to the detection of overload and short circuit to ground, short to  $V_{CC}$  and OFF-state open-load.

A sense enable pin allows OFF-state diagnosis to be disabled during the module low-power mode as well as external sense resistor sharing among similar devices.

## Contents

<b>1</b>	<b>Block diagram and pin description .....</b>	<b>5</b>
<b>2</b>	<b>Electrical specification.....</b>	<b>7</b>
2.1	Absolute maximum ratings .....	7
2.2	Thermal data.....	8
2.3	Main electrical characteristics .....	8
2.4	Electrical characteristics curves .....	21
<b>3</b>	<b>Protections.....</b>	<b>25</b>
3.1	Power limitation.....	25
3.2	Thermal shutdown.....	25
3.3	Current limitation .....	25
3.4	Negative voltage clamp .....	25
<b>4</b>	<b>Application information .....</b>	<b>26</b>
4.1	GND protection network against reverse battery.....	26
4.2	Immunity against transient electrical disturbances .....	27
4.3	MCU I/Os protection.....	27
4.4	Multisense - analog current sense .....	28
4.4.1	Principle of Multisense signal generation .....	29
4.4.2	TCASE and VCC monitor .....	31
4.4.3	Short to VCC and OFF-state open-load detection .....	32
<b>5</b>	<b>Maximum demagnetization energy (VCC = 16 V) .....</b>	<b>33</b>
<b>6</b>	<b>Package and PCB thermal data .....</b>	<b>34</b>
6.1	PowerSSO-36 thermal data .....	34
<b>7</b>	<b>Package information .....</b>	<b>38</b>
7.1	PowerSSO-36 package information .....	38
7.2	PowerSSO-36 packing information .....	40
7.3	PowerSSO-36 marking information.....	42
<b>8</b>	<b>Order codes .....</b>	<b>43</b>
<b>9</b>	<b>Revision history .....</b>	<b>44</b>

## List of tables

Table 1: Pin functions .....	5
Table 2: Suggested connections for unused and not connected pins.....	6
Table 3: Absolute maximum ratings .....	7
Table 4: Thermal data.....	8
Table 5: Power section .....	8
Table 6: Switching (VCC = 13 V; -40 °C < Tj < 150 °C, unless otherwise specified).....	9
Table 7: Logic Inputs (7 V < VCC < 28 V; -40°C < Tj < 150°C).....	10
Table 8: Protections (7 V < VCC < 18 V; -40°C < Tj < 150°C) .....	11
Table 9: MultiSense (7 V < VCC < 18 V; -40°C < Tj < 150°C) .....	11
Table 10: Truth table.....	19
Table 11: MultiSense multiplexer addressing .....	20
Table 12: ISO 7637-2 - electrical transient conduction along supply line.....	27
Table 13: MultiSense pin levels in off-state .....	31
Table 14: PCB properties .....	35
Table 15: Thermal parameters .....	36
Table 16: PowerSSO-36 mechanical data.....	38
Table 17: Reel dimensions .....	40
Table 18: PowerSSO-36 carrier tape dimensions .....	41
Table 19: Device summary .....	43
Table 20: Document revision history .....	44

## List of figures

Figure 1: Block diagram .....	5
Figure 2: Configuration diagram (top view).....	6
Figure 3: Current and voltage conventions .....	7
Figure 4: IOUT/ISENSE vs. IOUT .....	17
Figure 5: Current sense precision vs. IOUT .....	17
Figure 6: Switching times and Pulse skew .....	18
Figure 7: MultiSense timings (current sense mode) .....	18
Figure 8: MultiSense timings (chip temperature and VCC sense mode) .....	19
Figure 9: TDSKON .....	19
Figure 10: OFF-state output current .....	21
Figure 11: Standby current .....	21
Figure 12: IGND(ON) vs. Iout .....	21
Figure 13: Logic Input high level voltage .....	21
Figure 14: Logic Input low level voltage .....	21
Figure 15: High level logic input current .....	21
Figure 16: Low level logic input current .....	22
Figure 17: Logic Input hysteresis voltage .....	22
Figure 18: FaultRST Input clamp voltage .....	22
Figure 19: Undervoltage shutdown .....	22
Figure 20: On-state resistance vs. Tcase .....	22
Figure 21: On-state resistance vs. VCC .....	22
Figure 22: Turn-on voltage slope .....	23
Figure 23: Turn-off voltage slope .....	23
Figure 24: W <sub>on</sub> vs. Tcase .....	23
Figure 25: W <sub>off</sub> vs. Tcase .....	23
Figure 26: ILIMH vs. Tcase .....	23
Figure 27: OFF-state open-load voltage detection threshold .....	23
Figure 28: Vsense clamp vs. Tcase .....	24
Figure 29: Vsenseh vs. Tcase .....	24
Figure 30: Application diagram .....	26
Figure 31: Simplified internal structure .....	26
Figure 32: MultiSense and diagnostic – block diagram .....	28
Figure 33: MultiSense block diagram .....	29
Figure 34: Analogue HSD – open-load detection in off-state .....	30
Figure 35: Open-load / short to VCC condition .....	31
Figure 36: GND voltage shift .....	32
Figure 37: Maximum turn off current versus inductance .....	33
Figure 38: PowerSSO-36 PCB board .....	34
Figure 39: R <sub>thj-amb</sub> vs PCB copper area in open box free air condition (one channel on) .....	35
Figure 40: PowerSSO-16 thermal impedance junction ambient single pulse (one channel on) .....	36
Figure 41: Thermal fitting model of a double-channel HSD in PowerSSO-16.....	36
Figure 42: PowerSSO-36 package outline .....	38
Figure 43: PowerSSO-36 reel 13" .....	40
Figure 44: PowerSSO-36 carrier tape .....	41
Figure 45: PowerSSO-36 schematic drawing of leader and trailer tape .....	42
Figure 46: PowerSSO-36 marking information .....	42

# 1 Block diagram and pin description

Figure 1: Block diagram




Table 1: Pin functions

Name	Function
V <sub>CC</sub>	Battery connection.
OUTPUT <sub>0,1</sub>	Power output.
GND	Ground connection.
INPUT <sub>0,1</sub>	Voltage controlled input pin with hysteresis, compatible with 3V and 5V CMOS outputs. They control output switch state.
MultiSense	Multiplexed analog sense output pin; delivers a current proportional to the selected diagnostic: load current, supply voltage or chip temperature.
SEn	Active high compatible with 3V and 5V CMOS outputs; it enables the MultiSense diagnostic pin.
SEL <sub>0,1</sub>	Active high compatible with 3V and 5V CMOS outputs; they address the MultiSense multiplexer.
FaultRST	Active low compatible with 3V and 5V CMOS outputs; unlatches the output in case of fault; if kept low, sets the outputs in auto-restart mode.

Figure 2: Configuration diagram (top view)




Table 2: Suggested connections for unused and not connected pins


Connection/pin	MultiSense	N.C.	Output	Input	SEn, SELx, FaultRST
Floating	Not allowed	X <sup>(1)</sup>	X	X	X
To ground	Through 1 kΩ resistor	X	Not allowed	Through 15 kΩ resistor	Through 15 kΩ resistor

**Notes:**

(1)X: do not care.

## 2 Electrical specification

Figure 3: Current and voltage conventions



$V_{Fn} = V_{OUTn} - V_{CC}$  during reverse battery condition.

### 2.1 Absolute maximum ratings

Stressing the device above the rating listed in [Table 3: "Absolute maximum ratings"](#) may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability.

Table 3: Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{CC}$	DC supply voltage	38	V
$-V_{CC}$	Reverse DC supply voltage	16	
$V_{CCPK}$	Maximum transient supply voltage (ISO7637-2:2004 Pulse 5b level IV clamped to 40 V; $R_L = 4 \Omega$ )	40	
$V_{CCJS}$	Maximum jump start voltage for single pulse short circuit protection	28	
$-I_{GND}$	DC reverse ground pin current	200	mA
$I_{OUT}$	OUTPUT <sub>0,1</sub> DC output current	Internally limited	A
$-I_{OUT}$	Reverse DC output current		
$I_{IN}$	INPUT <sub>0,1</sub> DC input current	-1 to 10	mA
$I_{SEN}$	SE <sub>n</sub> DC input current		
$I_{SEL}$	SEL <sub>0,1</sub> DC input current		
$I_{FR}$	FaultRST DC input current		
$V_{FR}$	FaultRST DC input voltage	7.5	V

Symbol	Parameter	Value	Unit
$I_{SENSE}$	MultiSense pin DC output current ( $V_{GND} = V_{CC}$ and $V_{SENSE} < 0 \text{ V}$ )	10	mA
	MultiSense pin DC output current in reverse ( $V_{CC} < 0 \text{ V}$ )	-20	
$E_{MAX}$	Maximum switching energy (single pulse) ( $T_{DEMAG} = 0.4 \text{ ms}$ ; $T_{jstart} = 150^\circ\text{C}$ )	144	mJ
$V_{ESD}$	Electrostatic discharge (JDEC 22 A-114 F)	4000	V
	• INPUT <sub>0,1</sub>	2000	V
	• MultiSense	4000	V
	• SEn, SEL <sub>0,1</sub> , FaultRST	4000	V
	• OUTPUT <sub>0,1</sub>	4000	V
	$V_{CC}$	4000	V
$V_{ESD}$	Charge device model (CDM-AEC-Q100-011)	750	V
$T_j$	Junction operating temperature	-40 to 150	$^\circ\text{C}$
$T_{stg}$	Storage temperature	-55 to 150	

## 2.2 Thermal data

Table 4: Thermal data

Symbol	Parameter	Typ. value	Unit
$R_{thj-board}$	Thermal resistance junction-board (JEDEC JESD 51-5 / 51-8) <sup>(1)(2)</sup>	4	$^\circ\text{C/W}$
$R_{thj-amb}$	Thermal resistance junction-ambient (JEDEC JESD 51-5) <sup>(1)(3)</sup>	50.6	
$R_{thj-amb}$	Thermal resistance junction-ambient (JEDEC JESD 51-7) <sup>(1)(2)</sup>	16.6	

**Notes:**

<sup>(1)</sup>One channel ON.

<sup>(2)</sup>Device mounted on four-layers 2s2p PCB

<sup>(3)</sup>Device mounted on two-layers 2s0p PCB with 2 cm<sup>2</sup> heatsink copper trace

## 2.3 Main electrical characteristics

$7 \text{ V} < V_{CC} < 28 \text{ V}$ ;  $-40^\circ\text{C} < T_j < 150^\circ\text{C}$ , unless otherwise specified.

All typical values refer to  $V_{CC} = 13 \text{ V}$ ;  $T_j = 25^\circ\text{C}$ , unless otherwise specified.

Table 5: Power section

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{CC}$	Operating supply voltage		4	13	28	V
$V_{USD}$	Undervoltage shutdown				4	
$V_{USDReset}$	Undervoltage shutdown reset				5	
$V_{USDHyst}$	Undervoltage shutdown hysteresis			0.3		
$R_{ON}$	On-state resistance <sup>(1)</sup>	$I_{OUT} = 7 \text{ A}; T_j = 25^\circ\text{C}$		12		$\text{m}\Omega$
		$I_{OUT} = 7 \text{ A}; T_j = 150^\circ\text{C}$			24	

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
		$I_{OUT} = 7 \text{ A}; V_{CC} = 4 \text{ V}; T_j = 25^\circ\text{C}$			18	
$R_{ON\_REV}$	On-state resistance in reverse battery	$I_{OUT} = -7 \text{ A}; V_{CC} = -13 \text{ V}; T_j = 25^\circ\text{C}$		12		$\text{m}\Omega$
$V_{clamp}$	Clamp voltage	$I_S = 20 \text{ mA}; 25^\circ\text{C} < T_j < 150^\circ\text{C}$	41	46	52	V
		$I_S = 20 \text{ mA}; T_j = -40^\circ\text{C}$	38			V
$I_{STBY}$	Supply current in standby at $V_{CC} = 13 \text{ V}$ <sup>(2)</sup>	$V_{CC} = 13 \text{ V}; V_{IN0,1} = V_{OUT0,1} = V_{FR} = V_{SEN} = 0 \text{ V}; V_{SEL0,1} = 0 \text{ V}; T_j = 25^\circ\text{C}$			0.5	$\mu\text{A}$
		$V_{CC} = 13 \text{ V}; V_{IN0,1} = V_{OUT0,1} = V_{FR} = V_{SEN} = 0 \text{ V}; V_{SEL0,1} = 0 \text{ V}; T_j = 85^\circ\text{C}$ <sup>(3)</sup>			0.5	$\mu\text{A}$
		$V_{CC} = 13 \text{ V}; V_{IN0,1} = V_{OUT0,1} = V_{FR} = V_{SEN} = 0 \text{ V}; V_{SEL0,1} = 0 \text{ V}; T_j = 125^\circ\text{C}$			3	$\mu\text{A}$
$t_{D\_STBY}$	Standby mode blanking time	$V_{CC} = 13 \text{ V}; V_{IN0,1} = V_{OUT0,1} = 0 \text{ V}; V_{FR} = V_{SEL0,1} = 0 \text{ V}; V_{SEN} = 5 \text{ V to } 0 \text{ V}$	60	300	550	$\mu\text{s}$
$I_{S(ON)}$	Supply current	$V_{CC} = 13 \text{ V}; V_{SEN} = V_{FR} = V_{SEL0,1} = 0 \text{ V}; V_{IN0,1} = 5 \text{ V}; I_{OUT0} = 0 \text{ A}; I_{OUT1} = 0 \text{ A}$		5	8	mA
$I_{GND(ON)}$	Control stage current consumption in ON state. All channels active.	$V_{CC} = 13 \text{ V}; V_{SEN} = 5 \text{ V}; V_{FR} = V_{SEL0,1} = 0 \text{ V}; V_{IN0,1} = 5 \text{ V}; I_{OUT0} = 7 \text{ A}; I_{OUT1} = 7 \text{ A}$			10	mA
$I_{L(off)}$	Off-state output current at $V_{CC} = 13 \text{ V}$ <sup>(1)</sup>	$V_{IN0,1} = V_{OUT0,1} = 0 \text{ V}; V_{CC} = 13 \text{ V}; T_j = 25^\circ\text{C}$	0	0.01	0.5	$\mu\text{A}$
		$V_{IN0,1} = V_{OUT0,1} = 0 \text{ V}; V_{CC} = 13 \text{ V}; T_j = 125^\circ\text{C}$	0		3	
$V_F$	Output - $V_{CC}$ diode voltage <sup>(1)</sup>	$I_{OUT} = -7 \text{ A}; T_j = 150^\circ\text{C}$			0.7	V

**Notes:**

(1)For each channel.

(2)PowerMOS leakage included.

(3)Parameter specified by design; not subjected to production test.

**Table 6: Switching ( $V_{CC} = 13 \text{ V}; -40^\circ\text{C} < T_j < 150^\circ\text{C}$ , unless otherwise specified)**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}^{(1)}$	Turn-on delay time at $T_j = 25^\circ\text{C}$	$R_L = 1.84 \Omega$	10	50	120	$\mu\text{s}$
$t_{d(off)}^{(1)}$	Turn-off delay time at $T_j = 25^\circ\text{C}$		10	45	100	
$(dV_{OUT}/dt)_{on}^{(1)}$	Turn-on voltage slope at $T_j = 25^\circ\text{C}$	$R_L = 1.84 \Omega$	0.1	0.45	0.7	$\text{V}/\mu\text{s}$
$(dV_{OUT}/dt)_{off}^{(1)}$	Turn-off voltage slope at $T_j = 25^\circ\text{C}$		0.2	0.5	0.8	
$W_{ON}$	Switching energy losses at turn-on ( $t_{won}$ )	$R_L = 1.84 \Omega$	—	0.6	1.4 <sup>(2)</sup>	mJ
$W_{OFF}$	Switching energy losses at turn-off ( $t_{woff}$ )	$R_L = 1.84 \Omega$	—	0.6	1.3 <sup>(2)</sup>	mJ

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{SKW}^{(1)}$	Differential pulse skew ( $t_{PHL} - t_{PLH}$ )	$R_L = 1.84 \Omega$	-60	-10	40	$\mu s$

**Notes:**(1) See *Figure 6: "Switching times and Pulse skew"*

(2) Parameter guaranteed by design and characterization, not subjected to production test.

**Table 7: Logic Inputs (7 V < VCC < 28 V; -40°C < Tj < 150°C)**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
<b>INPUT<sub>0,1</sub> characteristics</b>						
$V_{IL}$	Input low level voltage				0.9	V
$I_{IL}$	Low level input current	$V_{IN} = 0.9 \text{ V}$	1			$\mu A$
$V_{IH}$	Input high level voltage		2.1			V
$I_{IH}$	High level input current	$V_{IN} = 2.1 \text{ V}$			10	$\mu A$
$V_{I(hyst)}$	Input hysteresis voltage		0.2			V
$V_{ICL}$	Input clamp voltage	$I_{IN} = 1 \text{ mA}$	5.3		7.2	V
		$I_{IN} = -1 \text{ mA}$		-0.7		
<b>FaultRST characteristics</b>						
$V_{FRL}$	Input low level voltage				0.9	V
$I_{FRL}$	Low level input current	$V_{IN} = 0.9 \text{ V}$	1			$\mu A$
$V_{FRH}$	Input high level voltage		2.1			V
$I_{FRH}$	High level input current	$V_{IN} = 2.1 \text{ V}$			10	$\mu A$
$V_{FR(hyst)}$	Input hysteresis voltage		0.2			V
$V_{FRCL}$	Input clamp voltage	$I_{IN} = 1 \text{ mA}$	5.3		7.5	V
		$I_{IN} = -1 \text{ mA}$		-0.7		
<b>SEL<sub>0,1</sub> characteristics (7 V &lt; V<sub>cc</sub> &lt; 18 V)</b>						
$V_{SELL}$	Input low level voltage				0.9	V
$I_{SELL}$	Low level input current	$V_{IN} = 0.9 \text{ V}$	1			$\mu A$
$V_{SELH}$	Input high level voltage		2.1			V
$I_{SELH}$	High level input current	$V_{IN} = 2.1 \text{ V}$			10	$\mu A$
$V_{SEL(hyst)}$	Input hysteresis voltage		0.2			V
$V_{SELCL}$	Input clamp voltage	$I_{IN} = 1 \text{ mA}$	5.3		7.2	V
		$I_{IN} = -1 \text{ mA}$		-0.7		
<b>SEn characteristics (7 V &lt; V<sub>cc</sub> &lt; 18 V)</b>						
$V_{SEnL}$	Input low level voltage				0.9	V
$I_{SEnL}$	Low level input current	$V_{IN} = 0.9 \text{ V}$	1			$\mu A$
$V_{SEnH}$	Input high level voltage		2.1			V
$I_{SEnH}$	High level input current	$V_{IN} = 2.1 \text{ V}$			10	$\mu A$
$V_{SEn(hyst)}$	Input hysteresis voltage		0.2			V
$V_{SEnCL}$	Input clamp voltage	$I_{IN} = 1 \text{ mA}$	5.3		7.2	V

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
		$I_{IN} = -1 \text{ mA}$		-0.7		

Table 8: Protections (7 V &lt; VCC &lt; 18 V; -40°C &lt; Tj &lt; 150°C)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{LIMH}$ <sup>(1)</sup>	DC short circuit current	V <sub>CC</sub> = 13 V	60	75	96	A
		4 V < V <sub>CC</sub> < 18 V <sup>(2)</sup>			96	
$I_{LIML}$	Short circuit current during thermal cycling	V <sub>CC</sub> = 13 V; T <sub>R</sub> < T <sub>j</sub> < T <sub>TSD</sub>		25		
T <sub>TSD</sub>	Shutdown temperature		150	175	200	°C
T <sub>R</sub>	Reset temperature <sup>(2)</sup>		T <sub>RS</sub> + 1	T <sub>RS</sub> + 5		
T <sub>RS</sub>	Thermal reset of fault diagnostic indication	V <sub>FR</sub> = 0 V; V <sub>SEN</sub> = 5 V	135			
T <sub>HYST</sub>	Thermal hysteresis (T <sub>TSD</sub> - T <sub>R</sub> ) <sup>(2)</sup>			5		
$\Delta T_{J\_SD}$	Dynamic temperature			60		K
t <sub>LATCH_RST</sub>	Fault reset time for output unlatch <sup>(2)</sup>	V <sub>FR</sub> = 5 V to 0 V; V <sub>SEN</sub> = 5 V; V <sub>IN0,1</sub> = 5 V; V <sub>SEL0,1</sub> = 0 V	3	10	20	μs
V <sub>DEMAG</sub>	Turn-off output voltage clamp	I <sub>OUT</sub> = 2 A; L = 6 mH; T <sub>j</sub> = -40 °C	V <sub>CC</sub> - 38			V
		I <sub>OUT</sub> = 2 A; L = 6 mH; T <sub>j</sub> = 25°C to 150°C	V <sub>CC</sub> - 41	V <sub>CC</sub> - 46	V <sub>CC</sub> - 52	
V <sub>ON</sub>	Output voltage drop limitation	I <sub>OUT</sub> = 0.7 A		20		mV

**Notes:**

(1) Parameter guaranteed by an indirect test sequence.

(2) Parameter guaranteed by design and characterization; not subjected to production test.

Table 9: MultiSense (7 V &lt; VCC &lt; 18 V; -40°C &lt; Tj &lt; 150°C)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>SENSE_CL</sub>	MultiSense clamp voltage	V <sub>SEN</sub> = 0 V; I <sub>SENSE</sub> = 1 mA	-17		-12	V
		V <sub>SEN</sub> = 0 V; I <sub>SENSE</sub> = -1 mA		7		V
<b>Current Sense characteristics</b>						
K <sub>OL</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> = 10 mA; V <sub>SENSE</sub> = 0.5 V; V <sub>SEN</sub> = 5 V	1400			
dK <sub>cal</sub> /K <sub>cal</sub> <sup>(1)(2)</sup>	Current sense ratio drift at calibration point	I <sub>CAL</sub> = 130 mA; I <sub>OUT</sub> = 10 mA to 250 mA; V <sub>SENSE</sub> = 0.5 V; V <sub>SEN</sub> = 5 V	-35		35	%

## Electrical specification

VND7012AY

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$K_{LED}$	$I_{OUT}/I_{SENSE}$	$I_{OUT} = 250 \text{ mA}; V_{SENSE} = 0.5 \text{ V}; V_{SEN} = 5 \text{ V}$	2490	5100	8000	
$K_0$	$I_{OUT}/I_{SENSE}$	$I_{OUT} = 0.7 \text{ A}; V_{SENSE} = 0.5 \text{ V}; V_{SEN} = 5 \text{ V}$	2560	5120	7680	
$dK_0/K_0^{(1)(2)}$	Current sense ratio drift	$I_{OUT} = 0.7 \text{ A}; V_{SENSE} = 0.5 \text{ V}; V_{SEN} = 5 \text{ V}$	-25		25	%
$K_1$	$I_{OUT}/I_{SENSE}$	$I_{OUT} = 1.4 \text{ A}; V_{SENSE} = 4 \text{ V}; V_{SEN} = 5 \text{ V}$	3480	4900	6470	
$dK_1/K_1^{(1)(2)}$	Current sense ratio drift	$I_{OUT} = 1.4 \text{ A}; V_{SENSE} = 4 \text{ V}; V_{SEN} = 5 \text{ V}$	-20		20	%
$K_2$	$I_{OUT}/I_{SENSE}$	$I_{OUT} = 7 \text{ A}; V_{SENSE} = 4 \text{ V}; V_{SEN} = 5 \text{ V}$	3410	4280	5120	
$dK_2/K_2^{(1)(2)}$	Current sense ratio drift	$I_{OUT} = 7 \text{ A}; V_{SENSE} = 4 \text{ V}; V_{SEN} = 5 \text{ V}$	-10		10	%
$K_3$	$I_{OUT}/I_{SENSE}$	$I_{OUT} = 21 \text{ A}; V_{SENSE} = 4 \text{ V}; V_{SEN} = 5 \text{ V}$	3810	4300	4660	
$dK_3/K_3^{(1)(2)}$	Current sense ratio drift	$I_{OUT} = 21 \text{ A}; V_{SENSE} = 4 \text{ V}; V_{SEN} = 5 \text{ V}$	-5		5	%
$I_{SENSE0}$	MultiSense leakage current	MultiSense disabled: $V_{SEN} = 0 \text{ V}$	0		0.5	$\mu\text{A}$
		MultiSense disabled: $-1 \text{ V} < V_{SENSE} < 5 \text{ V}^{(1)}$	-0.5		0.5	$\mu\text{A}$
		MultiSense enabled: $V_{SEN} = 5 \text{ V}$ All channel ON; $I_{OUTX} = 0 \text{ A}$ ; Chx diagnostic selected; <ul style="list-style-type: none"> <li>E.g. Ch0: <math>V_{IN0} = 5 \text{ V}</math>; <math>V_{IN1} = 5 \text{ V}</math>; <math>V_{SEL0} = 0 \text{ V}</math>; <math>V_{SEL1} = 0 \text{ V}</math>; <math>I_{OUT0} = 0 \text{ A}</math>; <math>I_{OUT1} = 7 \text{ A}</math></li> </ul>	0		2	$\mu\text{A}$

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
		MultiSense enabled: $V_{SEN} = 5 \text{ V}$ ; Chx channel OFF; Chx diagnostic selected; <ul style="list-style-type: none"> <li>E.g. Ch<sub>0</sub>: <math>V_{IN0} = 0 \text{ V}</math>; <math>V_{IN1} = 5 \text{ V}</math>; <math>V_{SEL0} = 0 \text{ V}</math>; <math>V_{SEL1} = 0 \text{ V}</math>; <math>I_{OUT1} = 7 \text{ A}</math></li> </ul>	0		2	$\mu\text{A}$
$V_{OUT\_MSD}^{(1)}$	Output Voltage for MultiSense shutdown	$V_{SEN} = 5 \text{ V}$ ; $R_{SENSE} = 2.7 \text{ k}\Omega$ <ul style="list-style-type: none"> <li>E.g. Ch<sub>0</sub>: <math>V_{IN0} = 5 \text{ V}</math>; <math>V_{SEL0} = 0 \text{ V}</math>; <math>V_{SEL1} = 0 \text{ V}</math>; <math>I_{OUT0} = 7 \text{ A}</math></li> </ul>		5		V
$V_{SENSE\_SAT}$	Multisense saturation voltage	$V_{CC} = 7 \text{ V}$ ; $R_{SENSE} = 2.7 \text{ k}\Omega$ ; $V_{SEN} = 5 \text{ V}$ ; $V_{IN0} = 5 \text{ V}$ ; $V_{SEL0,1} = 0 \text{ V}$ ; $I_{OUT0} = 21 \text{ A}$ ; $T_j = 150^\circ\text{C}$	5			V
$I_{SENSE\_SAT}^{(1)}$	CS saturation current	$V_{CC} = 7 \text{ V}$ ; $V_{SENSE} = 4 \text{ V}$ ; $V_{SEN} = 5 \text{ V}$ ; $V_{IN0} = 5 \text{ V}$ ; $V_{SEL0,1} = 0 \text{ V}$ ; $T_j = 150^\circ\text{C}$	4			mA
$I_{OUT\_SAT}^{(1)}$	Output saturation current	$V_{CC} = 7 \text{ V}$ ; $V_{SENSE} = 4 \text{ V}$ ; $V_{IN0} = 5 \text{ V}$ ; $V_{SEN} = 5 \text{ V}$ ; $V_{SEL0,1} = 0 \text{ V}$ ; $T_j = 150^\circ\text{C}$	23			A
<b>Off-state diagnostic</b>						
$V_{OL}$	Off-state open-load voltage detection threshold	$V_{SEN} = 5 \text{ V}$ ; Chx OFF; Chx diagnostic selected <ul style="list-style-type: none"> <li>E.g: Ch<sub>0</sub> <math>V_{IN0} = 0 \text{ V}</math>; <math>V_{SEL0} = 0 \text{ V}</math>; <math>V_{SEL1} = 0 \text{ V}</math></li> </ul>	2	3	4	V
$I_{L(off2)}$	OFF state output sink current	$V_{IN} = 0 \text{ V}$ ; $V_{OUT} = V_{OL}$ ; $T_j = -40^\circ\text{C} \text{ to } 125^\circ\text{C}$	-100		-15	$\mu\text{A}$
$t_{DSTKON}$	Off-state diagnostic delay time from falling edge of INPUT (see <i>Figure 9: "TDSKON"</i> )	$V_{SEN} = 5 \text{ V}$ ; Chx ON to OFF transition Chx diagnostic selected <ul style="list-style-type: none"> <li>E.g: Ch<sub>0</sub> <math>V_{IN0} = 5 \text{ V} \text{ to } 0 \text{ V}</math>; <math>V_{SEL0} = 0 \text{ V}</math>; <math>V_{SEL1} = 0 \text{ V}</math>; <math>I_{OUT0} = 0 \text{ A}</math>; <math>V_{OUT} = 4 \text{ V}</math></li> </ul>	100	350	700	$\mu\text{s}$

## Electrical specification

VND7012AY

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{D\_OL\_V}$	Settling time for valid OFF-state open load diagnostic indication from rising edge of SEn	$V_{IN0} = 0 \text{ V}; V_{IN1} = 0 \text{ V}; V_{FR} = 0 \text{ V}; V_{SEL0} = 0 \text{ V}; V_{SEL1} = 0 \text{ V}; V_{OUT0} = 4 \text{ V}; V_{SEn} = 0 \text{ V}$ to 5 V			60	$\mu\text{s}$
$t_{D\_VOL}$	Off-state diagnostic delay time from rising edge of $V_{OUT}$	$V_{SEn} = 5 \text{ V}; \text{Chx OFF Chx diagnostic selected}$ • E.g: Ch <sub>0</sub> $V_{IN0} = 0 \text{ V}; V_{SEL0} = 0 \text{ V}; V_{SEL1} = 0 \text{ V}; V_{OUT} = 0 \text{ V}$ to 4 V		5	30	$\mu\text{s}$
<b>Chip temperature analog feedback</b>						
$V_{SENSE\_TC}$	MultiSense output voltage proportional to chip temperature	$V_{SEn} = 5 \text{ V}; V_{SEL0} = 0 \text{ V}; V_{SEL1} = 5 \text{ V}; V_{IN0,1} = 0 \text{ V}; R_{SENSE} = 1 \text{ k}\Omega; T_j = -40^\circ\text{C}$	2.325	2.41	2.495	V
		$V_{SEn} = 5 \text{ V}; V_{SEL0} = 0 \text{ V}; V_{SEL1} = 5 \text{ V}; V_{IN0,1} = 0 \text{ V}; R_{SENSE} = 1 \text{ k}\Omega; T_j = 25^\circ\text{C}$	1.985	2.07	2.155	V
		$V_{SEn} = 5 \text{ V}; V_{SEL0} = 0 \text{ V}; V_{SEL1} = 5 \text{ V}; V_{IN0,1} = 0 \text{ V}; R_{SENSE} = 1 \text{ k}\Omega; T_j = 125^\circ\text{C}$	1.435	1.52	1.605	V
$dV_{SENSE\_TC}/dT$ <sup>(1)</sup>	Temperature coefficient	$T_j = -40^\circ\text{C}$ to $150^\circ\text{C}$		-5.5		mV/K
Transfer function		$V_{SENSE\_TC}(T) = V_{SENSE\_TC}(T_0) + dV_{SENSE\_TC} / dT * (T - T_0)$				
<b><math>V_{CC}</math> supply voltage analog feedback</b>						
$V_{SENSE\_VCC}$	MultiSense output voltage proportional to $V_{CC}$ supply voltage	$V_{CC} = 13 \text{ V}; V_{SEn} = 5 \text{ V}; V_{SEL0} = 5 \text{ V}; V_{SEL1} = 5 \text{ V}; V_{IN0,1} = 0 \text{ V}; R_{SENSE} = 1 \text{ k}\Omega$	3.16	3.23	3.3	V
Transfer function <sup>(3)</sup>		$V_{SENSE\_VCC} = V_{CC} / 4$				
<b>Fault diagnostic feedback (see Table 10: "Truth table")</b>						
$V_{SENSEH}$	MultiSense output voltage in fault condition	$V_{CC} = 13 \text{ V}; R_{SENSE} = 1 \text{ k}\Omega;$ • E.g: Ch <sub>0</sub> in open load $V_{IN0} = 0 \text{ V}; V_{SEn} = 5 \text{ V}; V_{SEL0} = 0 \text{ V}; V_{SEL1} = 0 \text{ V}; I_{OUT0} = 0 \text{ A}; V_{OUT} = 4 \text{ V}$	5		6.6	V

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SENSEH}$	MultiSense output current in fault condition	$V_{CC} = 13 \text{ V}; V_{SENSE} = 5 \text{ V}$	7	20	30	mA
<b>MultiSense timings (current sense mode - see <a href="#">Figure 7: "MultiSense timings (current sense mode)"</a>)<sup>(4)</sup></b>						
$t_{DSENSE1H}$	Current sense settling time from rising edge of SEn	$V_{IN} = 5 \text{ V}; V_{SEN} = 0 \text{ V to } 5 \text{ V}; R_{SENSE} = 1 \text{ k}\Omega; R_L = 1.84 \text{ }\Omega$			60	$\mu\text{s}$
$t_{DSENSE1L}$	Current sense disable delay time from falling edge of SEn	$V_{IN} = 5 \text{ V}; V_{SEN} = 5 \text{ V to } 0 \text{ V}; R_{SENSE} = 1 \text{ k}\Omega; R_L = 1.84 \text{ }\Omega$		5	20	$\mu\text{s}$
$t_{DSENSE2H}$	Current sense settling time from rising edge of INPUT	$V_{IN} = 0 \text{ V to } 5 \text{ V}; V_{SEN} = 5 \text{ V}; R_{SENSE} = 1 \text{ k}\Omega; R_L = 1.84 \text{ }\Omega$		100	250	$\mu\text{s}$
$\Delta t_{DSENSE2H}$	Current sense settling time from rising edge of $I_{OUT}$ (dynamic response to a step change of $I_{OUT}$ )	$V_{IN} = 5 \text{ V}; V_{SEN} = 5 \text{ V}; R_{SENSE} = 1 \text{ k}\Omega; R_L = 1.84 \text{ }\Omega$			100	$\mu\text{s}$
$t_{DSENSE2L}$	Current sense turn-off delay time from falling edge of INPUT	$V_{IN} = 5 \text{ V to } 0 \text{ V}; V_{SEN} = 5 \text{ V}; R_{SENSE} = 1 \text{ k}\Omega; R_L = 1.84 \text{ }\Omega$		50	250	$\mu\text{s}$
<b>MultiSense timings (chip temperature sense mode - see <a href="#">Figure 8: "MultiSense timings (chip temperature and VCC sense mode)"</a>)<sup>(4)</sup></b>						
$t_{DSENSE3H}$	$V_{SENSE\_TC}$ settling time from rising edge of SEn	$V_{SEN} = 0 \text{ V to } 5 \text{ V}; V_{SEL0} = 0 \text{ V}; V_{SEL1} = 5 \text{ V}; R_{SENSE} = 1 \text{ k}\Omega$			60	$\mu\text{s}$
$t_{DSENSE3L}$	$V_{SENSE\_TC}$ disable delay time from falling edge of SEn	$V_{SEN} = 5 \text{ V to } 0 \text{ V}; V_{SEL0} = 0 \text{ V}; V_{SEL1} = 5 \text{ V}; R_{SENSE} = 1 \text{ k}\Omega$			20	$\mu\text{s}$
<b>MultiSense timings (Vcc voltage sense mode - see <a href="#">Figure 8: "MultiSense timings (chip temperature and VCC sense mode)"</a>)<sup>(4)</sup></b>						
$t_{DSENSE4H}$	$V_{SENSE\_VCC}$ settling time from rising edge of SEn	$V_{SEN} = 0 \text{ V to } 5 \text{ V}; V_{SEL0} = 5 \text{ V}; V_{SEL1} = 5 \text{ V}; R_{SENSE} = 1 \text{ k}\Omega$			60	$\mu\text{s}$
$t_{DSENSE4L}$	$V_{SENSE\_VCC}$ disable delay time from falling edge of SEn	$V_{SEN} = 5 \text{ V to } 0 \text{ V}; V_{SEL0} = 5 \text{ V}; V_{SEL1} = 5 \text{ V}; R_{SENSE} = 1 \text{ k}\Omega$			20	$\mu\text{s}$
<b>MultiSense timings (Multiplexer transition times) <sup>(4)</sup></b>						

## Electrical specification

VND7012AY

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{D\_XtoY}$	MultiSensetransition delay from Chx to Chy	$V_{IN0} = 5 \text{ V}; V_{IN1} = 5 \text{ V}; V_{SEN} = 5 \text{ V}; V_{SEL1} = 0 \text{ V}; V_{SEL0} = 0 \text{ V to } 5 \text{ V}; I_{OUT0} = 0 \text{ A}; I_{OUT1} = 3 \text{ A}; R_{SENSE} = 1 \text{ k}\Omega$			20	$\mu\text{s}$
$t_{D\_CStoTC}$	MultiSensetransition delay from current sense to Tc sense	$V_{IN0} = 5 \text{ V}; V_{SEN} = 5 \text{ V}; V_{SEL0} = 0 \text{ V}; V_{SEL1} = 0 \text{ V to } 5 \text{ V}; I_{OUT0} = 3.5 \text{ A}; R_{SENSE} = 1 \text{ k}\Omega$			60	$\mu\text{s}$
$t_{D\_TCtoCS}$	MultiSensetransition delay from Tc sense to current sense	$V_{IN0} = 5 \text{ V}; V_{SEN} = 5 \text{ V}; V_{SEL0} = 0 \text{ V}; V_{SEL1} = 5 \text{ V to } 0 \text{ V}; I_{OUT0} = 3.5 \text{ A}; R_{SENSE} = 1 \text{ k}\Omega$			20	$\mu\text{s}$
$t_{D\_CStoVCC}$	MultiSensetransition delay from current sense to Vcc sense	$V_{IN1} = 5 \text{ V}; V_{SEN} = 5 \text{ V}; V_{SEL0} = 5 \text{ V}; V_{SEL1} = 0 \text{ V to } 5 \text{ V}; I_{OUT1} = 3.5 \text{ A}; R_{SENSE} = 1 \text{ k}\Omega$			60	$\mu\text{s}$
$t_{D\_VCCtoCS}$	MultiSensetransition delay from Vcc sense to current sense	$V_{IN1} = 5 \text{ V}; V_{SEN} = 5 \text{ V}; V_{SEL0} = 5 \text{ V}; V_{SEL1} = 5 \text{ V to } 0 \text{ V}; I_{OUT1} = 3.5 \text{ A}; R_{SENSE} = 1 \text{ k}\Omega$			20	$\mu\text{s}$
$t_{D\_TCtoVCC}$	MultiSensetransition delay from Tc sense to Vcc sense	$V_{CC} = 13 \text{ V}; T_j = 125^\circ\text{C}; V_{SEN} = 5 \text{ V}; V_{SEL0} = 0 \text{ V to } 5 \text{ V}; V_{SEL1} = 5 \text{ V}; R_{SENSE} = 1 \text{ k}\Omega$			20	$\mu\text{s}$
$t_{D\_VCCtoTC}$	MultiSensetransition delay from Vcc sense to Tc sense	$V_{CC} = 13 \text{ V}; T_j = 125^\circ\text{C}; V_{SEN} = 5 \text{ V}; V_{SEL0} = 5 \text{ V to } 0 \text{ V}; V_{SEL1} = 5 \text{ V}; R_{SENSE} = 1 \text{ k}\Omega$			20	$\mu\text{s}$
$t_{D\_CStoVSENSEH}$	MultiSensetransition delay from stable current sense on Chx to VSENSEH on Chy	$V_{IN0} = 5 \text{ V}; V_{IN1} = 0 \text{ V}; V_{SEN} = 5 \text{ V}; V_{SEL1} = 0 \text{ V}; V_{SEL0} = 0 \text{ V to } 5 \text{ V}; I_{OUT0} = 7 \text{ A}; V_{OUT1} = 4 \text{ V}; R_{SENSE} = 1 \text{ k}\Omega$			20	$\mu\text{s}$

### Notes:

(<sup>1</sup>)Parameter specified by design; not subjected to production test.

(<sup>2</sup>)All values refer to  $V_{CC} = 13 \text{ V}; T_j = 25^\circ\text{C}$ , unless otherwise specified.

(<sup>3</sup>)Vcc sensing and Tc sensing are referred to GND potential.

(<sup>4</sup>)Transition delay are measured up to +/- 10% of final conditions.



Figure 4: I<sub>OUT</sub>/I<sub>SENSE</sub> vs. I<sub>OUT</sub>Figure 5: Current sense precision vs. I<sub>OUT</sub>

Figure 6: Switching times and Pulse skew




Figure 7: MultiSense timings (current sense mode)




Figure 8: MultiSense timings (chip temperature and VCC sense mode)




Figure 9: TDSKON




Table 10: Truth table

Mode	Conditions	IN <sub>x</sub>	FR	SEn	SEL <sub>x</sub>	OUT <sub>x</sub>	MultiSense	Comments
Standby	All logic inputs low	L	L	L	L	L	Hi-Z	Low quiescent current consumption
Normal	Nominal load connected; $T_j < 150^\circ\text{C}$	L	X	See (1)	L	H	See (1)	Outputs configured for auto-restart
		H	L				See (1)	

Mode	Conditions	INx	FR	SEn	SELx	OUTx	MultiSense	Comments
		H	H			H	See <sup>(1)</sup>	Outputs configured for latch off
Overload	Overload or short to GND causing: $T_j > T_{TSD}$ or $\Delta T_j > \Delta T_{LSD}$	L	X	See <sup>(1)</sup>		L	See <sup>(1)</sup>	
		H	L			H	See <sup>(1)</sup>	Output cycles with temperature hysteresis
		H	H			L	See <sup>(1)</sup>	Output latches off
Under-voltage	$V_{CC} < V_{USD}$ (falling)	X	X	X	X	L L	Hi-Z Hi-Z	Re-start when $V_{CC} > V_{USD} + V_{USDhyst}$ (rising)
Off-state diagnostics	Short to $V_{CC}$	L	X	See <sup>(1)</sup>		H	See <sup>(1)</sup>	
	Open-load	L	X			H	See <sup>(1)</sup>	External pull up
Negative output voltage	Inductive loads turn-off	L	X	See <sup>(1)</sup>	< 0 V	See <sup>(1)</sup>		

**Notes:**(1) Refer to [Table 11: "MultiSense multiplexer addressing"](#)**Table 11: MultiSense multiplexer addressing**

SEn	SEL <sub>1</sub>	SEL <sub>0</sub>	MUXchannel	MultiSense output			
				Normal mode	Overload	Off-state diag. <sup>(1)</sup>	Negative output
L	X	X		Hi-Z			
H	L	L	Channel 0 diagnostic	$I_{SENSE} = 1/K * I_{OUT0}$	$V_{SENSE} = V_{SENSEH}$	$V_{SENSE} = V_{SENSEH}$	Hi-Z
H	L	H	Channel 1 diagnostic	$I_{SENSE} = 1/K * I_{OUT1}$	$V_{SENSE} = V_{SENSEH}$	$V_{SENSE} = V_{SENSEH}$	Hi-Z
H	H	L	$T_{CHIP}$ Sense	$V_{SENSE} = V_{SENSE\_TC}$			
H	H	H	$V_{CC}$ Sense	$V_{SENSE} = V_{SENSE\_VCC}$			

**Notes:**

(1) In case the output channel corresponding to the selected MUX channel is latched off while the relevant input is low, Multisense pin delivers feedback according to OFF-State diagnostic. Example 1: FR = 1; IN<sub>0</sub> = 0; OUT<sub>0</sub> = L (latched); MUX channel = channel 0 diagnostic; Multisense = 0. Example 2: FR = 1; IN<sub>0</sub> = 0; OUT<sub>0</sub> = latched, V<sub>OUT0</sub> > V<sub>OL</sub>; MUX channel = channel 0 diagnostic; Multisense = V<sub>SENSEH</sub>

## 2.4 Electrical characteristics curves

Figure 10: OFF-state output current




Figure 11: Standby current




Figure 12: IGND(ON) vs. Iout




Figure 13: Logic Input high level voltage




Figure 14: Logic Input low level voltage



















Figure 15: High level logic input current



**Figure 16: Low level logic input current****Figure 17: Logic Input hysteresis voltage****Figure 18: FaultRST Input clamp voltage****Figure 19: Undervoltage shutdown****Figure 20: On-state resistance vs. Tcase****Figure 21: On-state resistance vs. VCC**

**Figure 22: Turn-on voltage slope****Figure 23: Turn-off voltage slope****Figure 24: Won vs. Tcase****Figure 25: Woff vs. Tcase****Figure 26: ILIMH vs. Tcase****Figure 27: OFF-state open-load voltage detection threshold**

**Figure 28: Vsense clamp vs. Tcase****Figure 29: Vsenseh vs. Tcase**

## 3 Protections

### 3.1 Power limitation

The basic working principle of this protection consists of an indirect measurement of the junction temperature swing  $\Delta T_j$  through the direct measurement of the spatial temperature gradient on the device surface in order to automatically shut off the output MOSFET as soon as  $\Delta T_j$  exceeds the safety level of  $\Delta T_{j\_SD}$ . According to the voltage level on the FaultRST pin, the output MOSFET switches on and cycles with a thermal hysteresis according to the maximum instantaneous power which can be handled (FaultRST = Low) or remains off (FaultRST = High). The protection prevents fast thermal transient effects and, consequently, reduces thermo-mechanical fatigue.

### 3.2 Thermal shutdown

In case the junction temperature of the device exceeds the maximum allowed threshold (typically 175°C), it automatically switches off and the diagnostic indication is triggered. According to the voltage level on the FaultRST pin, the device switches on again as soon as its junction temperature drops to  $T_R$  (FaultRST = Low) or remains off (FaultRST = High).

### 3.3 Current limitation

The device is equipped with an output current limiter in order to protect the silicon as well as the other components of the system (e.g. bonding wires, wiring harness, connectors, loads, etc.) from excessive current flow. Consequently, in case of short circuit, overload or during load power-up, the output current is clamped to a safety level,  $I_{LIMH}$ , by operating the output power MOSFET in the active region.

### 3.4 Negative voltage clamp

In case the device drives inductive load, the output voltage reaches a negative value during turn off. A negative voltage clamp structure limits the maximum negative voltage to a certain value,  $V_{DEMAG}$ , allowing the inductor energy to be dissipated without damaging the device.