

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Automotive fully integrated H-bridge motor driver


Features

Туре	R _{DS(on)}	l _{out}	V _{CCmax}
VNH5180A-E	180 m Ω max (per leg)	8 A	41 V

- Output current: 8 A
- 3 V CMOS compatible inputs
- · Undervoltage shutdown
- Overvoltage clamp
- · Thermal shutdown
- · Cross-conduction protection
- Current and power limitation
- Very low standby power consumption
- PWM operation up to 20 KHz
- Protection against loss of ground and loss of V_{CC}
- Current sense output proportional to motor current
- Output protected against short to ground and short to V_{CC}
- Package: ECOPACK[®]

Description

The VNH5180A-E is a full bridge motor driver intended for a wide range of automotive applications. The device incorporates a dual monolithic high-side driver and two low-side switches. Both switches are designed using STMicroelectronics' well known and proven



proprietary VIPower® M0 technology that allows to efficiently integrate on the same die a true Power MOSFET with an intelligent signal/protection circuitry. The three dies are assembled in PowerSSO-36 TP package on electrically isolated leadframes. This package, specifically designed for the harsh automotive environment offers improved thermal performance thanks to exposed die pads. Moreover, its fully symmetrical mechanical design allows superior manufacturability at board level. The input signals INA and INB can directly interface to the microcontroller to select the motor direction and the brake condition. The DIAG_A/EN_A or DIAG_B/EN_B, when connected to an external pull-up resistor, enables one leg of the bridge. Each DIAG_A/EN_A provides a feedback digital diagnostic signal as well. The normal operating condition is explained in the truth table. The CS pin allows to monitor the motor current by delivering a current proportional to its value when CS DIS pin is driven low or left open. When CS DIS is driven high, CS pin is in high impedance condition. The PWM, up to 20 KHz, allows to control the speed of the motor in all possible conditions. In all cases, a low level state on the PWM pin turns off both the LSA and LSB switches.

Table 1. Device summary

Package	Order codes		
rackage	Tube	Tape and reel	
PowerSSO-36 TP	VNH5180A-E	VNH5180ATR-E	

September 2013 Doc ID 17074 Rev 6 1/31

Contents VNH5180A-E

Contents

1	Bloc	k diagra	am and pin description	5
2	Elec	trical sp	pecifications	8
	2.1	Absolu	ute maximum ratings	8
	2.2	Therm	al data	9
	2.3	Electri	cal characteristics	9
	2.4	Wavef	orms	17
3	Арр	lication	information	19
	3.1	Revers	se battery protection	20
4	Pack	kage an	d PCB thermal data	22
	4.1	Power	SSO-36 thermal data	22
		4.1.1	Thermal calculation in clockwise and anti-clockwise operat state mode 23	ion in steady-
		4.1.2	Thermal calculation in transient mode	24
5	Pack	kage an	d packing information	27
	5.1	ECOP	ACK [®] ·····	27
	5.2	Power	SSO-36 TP package information	27
	5.3	Power	SSO-36 TP packing information	29
6	Rovi	icion hic	etory	30

VNH5180A-E List of tables

List of tables

Table 1.	Device summary	1
Table 2.	Block description	
Table 3.	Suggested connections for unused and not connected pins	6
Table 4.	Pin definitions and functions	6
Table 5.	Pin functions description	7
Table 6.	Absolute maximum ratings	8
Table 7.	Thermal data	9
Table 8.	Power section	9
Table 9.	Logic inputs (INA, INB, ENA, ENB, PWM, CS_DIS)	. 10
Table 10.	Switching (VCC = 13 V, RLOAD = 5 W)	. 10
Table 11.	Protections and diagnostics	
Table 12.	Current sense (9 V < VCC < 18 V)	
Table 13.	Truth table in normal operating conditions	. 15
Table 14.	Truth table in fault conditions (detected on OUTA)	. 15
Table 15.	Electrical transient requirements (part 1)	. 16
Table 16.	Electrical transient requirements (part 2)	. 16
Table 17.	Electrical transient requirements (part 3)	. 16
Table 18.	Thermal calculation in clockwise and anti-clockwise operation in steady-state mode	. 23
Table 19.	Thermal parameters	. 26
Table 20.	PowerSSO-36 TP mechanical data	. 28
Table 21.	Document revision history	. 30



List of figures VNH5180A-E

List of figures

Figure 1.	Block diagram	5
Figure 2.	Configuration diagram (top view)	6
Figure 3.	Current and voltage conventions	8
Figure 4.	Definition of the delay times measurement	12
Figure 5.	Definition of the low-side switching times	13
Figure 6.	Definition of the high-side switching times	13
Figure 7.	Definition of dynamic cross conduction current during a PWM operation	14
Figure 8.	Definition of delay response time of sense current	14
Figure 9.	Waveforms in full-bridge operation	17
Figure 10.	Waveforms in full-bridge operation (continued)	
Figure 11.	Typical application circuit for DC to 20 kHz PWM operation short circuit protection	
Figure 12.	Behavior in fault condition (how a fault can be cleared)	20
Figure 13.	Half-bridge configuration	
Figure 14.	Multi-motors configuration	
Figure 15.	PowerSSO-36™ PC board	
Figure 16.	Chipset configuration	
Figure 17.	Auto and mutual Rthj-amb vs PCB copper area in open box free air condition	
Figure 18.	Detailed chipset configuration	
Figure 19.	PowerSSO-36 HSD thermal impedance junction ambient single pulse	
Figure 20.	PowerSSO-36 LSD thermal impedance junction ambient single pulse	
Figure 21.	Thermal fitting model of an H-bridge in PowerSSO-36	
Figure 22.	PowerSSO-36 TP package dimensions	
Figure 23.	PowerSSO-36 TP tube shipment (no suffix)	
Figure 24	PowerSSO-36 TP tane and reel shipment (suffix "TR")	29

1 Block diagram and pin description

Figure 1. Block diagram




Table 2. Block description

Name	Description
Logic control	Allows the turn-on and the turn-off of the high-side and the low-side switches according to the truth table.
Undervoltage	Shuts down the device for battery voltage lower than 5V.
High-side and low-side clamp voltage	Protect the high-side and the low-side switches from the high voltage on the battery line.
High-side and low-side driver	Drive the gate of the concerned switch to allow a proper $R_{DS(on)}$ for the leg of the bridge.
Current limitation	Limits the motor current in case of short circuit.
High-side and low-side overtemperature protection	In case of short-circuit with the increase of the junction temperature, it shuts down the concerned driver to prevent degradation and to protect the die.
Low-side overload detector	Detects when low side current exceeds shutdown current and latches off the concerned Low side.
Fault detection	Signalizes the abnormal behaviour of the switch (output shorted to ground or output shorted to battery) by pulling down the concerned ENx/DIAGx pin.
Power limitation	Limits the power dissipation of the high-side driver inside safe range in case of short to ground condition.




Figure 2. Configuration diagram (top view)

Table 3. Suggested connections for unused and not connected pins

Connection / pin	Current sense	N.C.	SOURCE_HSx	DRAIN_LSx	INPUTx, PWM DIAGx/ENx CS_DIS
Floating	Not allowed	Х	Х	Х	Х
To ground	Through 1 kΩ resistor	Х	Not allowed	Х	Through 10 kΩ resistor

Table 4. Pin definitions and functions

Pin N°	Symbol	Function	
13, 24	V _{CC} , Heat Slug1	Drain of high-side switches and power supply voltage.	
1, 5, 9, 14, 18, 23, 28, 32, 36	NC	Not connected.	
15	INA	Clockwise input	
16	ENa/DIAGa	Status of high-side and low-side switches A; open drain output.	
17	IN_PWM	PWM input.	
19	CS	Output of current sense.	

6/31 Doc ID 17074 Rev 6

Table 4. Pin definitions and functions (continued)

Pin N°	Symbol	Function
20	CS_DIS	Active high CMOS compatible pin to disable current sense pin.
21	ENB/DIAGB	Status of high-side and low-side switches b; open drain output.
22	INв	Counter clockwise input.
25, 26, 27, 29, 35	OUTB, Heat Slug3	Source of high-side switch B / drain of low-side switch B.
30, 31, 33, 34	GNDв	Source of low-side switch B.
2, 8, 10, 11, 12	OUT _{A,} Heat Slug2	Source of high-side switch A / drain of low-side switch A.
3, 4, 6, 7	GNDA	Source of low-side switch A.

Table 5. Pin functions description

Name	Description
V _{CC}	Battery connection.
GND	Power ground.
OUT _A OUT _B	Power connections to the motor.
IN _A IN _B	Voltage controlled input pins with hysteresis, CMOS compatible. These two pins control the state of the bridge in normal operation according to the truth table (brake to V_{CC} , Brake to GND, clockwise and counterclockwise).
PWM	Voltage controlled input pin with hysteresis, CMOS compatible. Gates of low-side FETS get modulated by the PWM signal during their ON phase allowing speed control of the motor.
EN _A /DIAG _A EN _B /DIAG _B	Open drain bidirectional logic pins. These pins must be connected to an external pull up resistor. When externally pulled low, they disable half-bridge A or B. In case of fault detection (thermal shutdown of a high-side FET or excessive ON-state voltage drop across a low-side FET), these pins are pulled low by the device (see <i>Table 14: Truth table in fault conditions (detected on OUTA)</i>).
CS	Analog current sense output. This output delivers a current proportional to the motor current if CS_DIS is low or left open. The information can be read back as an analog voltage across an external resistor.
CS_DIS	Active high CMOS compatible pin to disable the current sense pin.

2 Electrical specifications




Figure 3. Current and voltage conventions

2.1 Absolute maximum ratings

Stressing the device above the rating listed in the *Table 6: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality document.

Table 6.	Absolute	maximum	ratings
----------	----------	---------	---------

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage	+ 41	V
I _{max}	Maximum output current (continuous)	Internally limited	Α
I _R	Reverse output current (continuous)	-15	Α
I _{IN}	Input current (IN _A and IN _B pins)	+/- 10	mA
I _{EN}	Enable input current (DIAG _A /EN _A and DIAG _B /EN _B pins)	+/- 10	mA
I _{pw}	PWM Input current	+/- 10	mA
I _{CS_DIS}	CS_DIS input current	+/- 10	mA
V _{CS}	Current sense maximum voltage	V _{CC} -41/+V _{CC}	V
V _{ESD}	Electrostatic discharge (Human body model: R=1.5 kΩ, C=100 pF)	2	kV
T _c	Junction operating temperature	-40 to 150	°C
T _{STG}	Storage temperature	-55 to 150	°C
I _{GND}	DC reverse ground pin current	200	mA

2.2 Thermal data

Table 7. Thermal data

Symbol	Parameter	Max. value	Unit	
D	R _{thi-case} Thermal resistance junction-case (per leg)		4.8	°C/W
R _{thj-case}	Thermal resistance junction-case (per leg)	LSD	4.6	
R _{thj-amb}	Thermal resistance junction-ambient		See Figure 17	°C/W

2.3 Electrical characteristics

Values specified in this section are for V_{CC} = 9 V up to 18 V; -40 °C < T_J < 150 °C, unless otherwise specified.

Table 8. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC}	Operating supply voltage		5.5		18	V
		Off-state with all fault cleared and ENx = 0 (standby) IN _A = IN _B = PWM = 0; T_j = 25 °C; V_{CC} = 13 V		3	6	μΑ
I _S	Supply current	Off-state with all fault cleared and ENx = 0 (standby) $IN_A = IN_B = PWM = 0;$ $V_{CC} = 13 \text{ V; } T_j = -40 \text{ to } 150 \text{ °C}$			10	μА
'S		Off-state (no standby) $IN_A = IN_B = PWM = 0$; $ENx = 5 V$; $T_j = -40$ to 150 °C			5	mA
		On-state: IN _A or IN _B = 5 V; no PWM		3	6	mA
		On-state: IN_A or $IN_B = 5$ V; $PWM = 20$ kHz			6	mA
		$I_{OUT} = 2.5 \text{ A}; T_j = -40 \text{ °C}$		75		$m\Omega$
B	Static high-side resistance	$I_{OUT} = 2.5 \text{ A}; T_j = 25 \text{ °C}$		115		$m\Omega$
R _{ONHS}	Static High-side resistance	$I_{OUT} = 2.5 \text{ A}; T_j = 150 \text{ °C}$		230		$m\Omega$
		$I_{OUT} = 2.5 \text{ A}; T_j = -40 \text{ to } 150 \text{ °C}$			250	mΩ
Barre	Static low-side resistance	$I_{OUT} = 2.5 \text{ A}; T_j = 25 \text{ °C}$		53.5		mΩ
R _{ONLS}	Otatio IOW-SIGE TESISTATIOE	$I_{OUT} = 2.5 \text{ A}; T_j = -40 \text{ to } 150 \text{ °C}$			110	mΩ
V _f	High-side free-wheeling diode forward voltage	I _{OUT} = -2.5 A; T _j = 150 °C		0.7	0.9	V

Table 8. Power section (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	High-side off-state output	$T_j = 25 \text{ °C}; V_{OUTX} = EN_X = 0 \text{ V}; V_{CC} = 13 \text{ V}$	0		3	μΑ
IL(off)	current (per channel)	$T_j = 125 \text{ °C}; V_{OUTX} = EN_X = 0 \text{ V};$ $V_{CC} = 13 \text{ V}$	0		5	μΑ
I _{RM}	Dynamic cross- conduction current	I _{OUT} = 2.5A (see <i>Figure 6</i>)		0.6		Α

Table 9. Logic inputs (IN_A, IN_B, EN_A, EN_B, PWM, CS_DIS)

	20910 mpate (mg, mg, 214, 214g, 111m, 00_210)					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V_{IL}	Input low level voltage	Normal operation (DIAG _X /EN _X pin acts as an input pin)			0.9	V
V _{IH}	Input high level voltage Normal operation (DIAG _X /EN _X pin acts as ar input pin)		2.1			V
V _{IHYST}	Input hysteresis voltage	Normal operation (DIAG _X /EN _X pin acts as an input pin)	0.15			V
V.	Input clamp voltage	I _{IN} = 1 mA	5.5	6.3	7.5	V
$V_{\rm ICL}$	input clamp voltage	I _{IN} = -1 mA	-1.0	-0.7	-0.3	V
I _{INL}	Input current	V _{IN} = 0.9 V	1			μΑ
I _{INH}	Input current V _{IN} = 2.1 V				10	μΑ
V _{DIAG}	Enable output low level voltage	Fault operation (DIAG _X /EN _X pin acts as an output pin); $I_{EN} = 1$ mA			0.4	V

Table 10. Switching ($V_{CC} = 13 \text{ V}, R_{LOAD} = 5 \Omega$)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
f	PWM frequency		0		20	kHz
t _{d(on)}	Turn-on delay time	Input rise time < 1μs (see <i>Figure 6</i>)			250	μs
t _{d(off)}	Turn-off delay time	Input rise time < 1μs (see <i>Figure 6</i>)			250	μs
t _r	Rise time	See Figure 5		1	2	μs
t _f	Fall time	See Figure 5		1	2	μs
t _{DEL}	Delay time during change of operating mode	See Figure 4	200	400	1600	μs
t _{rr}	High-side free wheeling diode reverse recovery time	See Figure 7		400		ns

10/31 Doc ID 17074 Rev 6

Table 11. Protections and diagnostics

Symbol	Parameter Test condi		Min.	Тур.	Max.	Unit
V _{USD}	Undervoltage shutdown			3	5	V
V _{USDhyst}	Undervoltage shutdown hysteresis			0.5		٧
I _{LIM_H}	High-side current limitation		8	12	16	Α
I _{SD_LS}	Shutdown LS current		16	30	52	Α
V _{CLPH}	High-side clamp voltage (V_{CC} to $OUT_A = 0$ or $OUT_B = 0$)	I _{OUT} = 2.5 A	41	46	52	V
V _{CLPLS}	Low-side clamp voltage $(OUT_A = V_{CC} \text{ or } OUT_B = V_{CC} \text{ to GND})$	I _{OUT} = 2.5 A	41	46	52	V
T _{TSD} ⁽¹⁾	Thermal shutdown temperature	V _{IN} = 2.1 V	150	175	200	°C
T _{TR} ⁽²⁾	Thermal reset temperature		135			°C
T _{HYST} ⁽²⁾	Thermal hysteresis (T _{SD} - T _R)			7		°C
T _{TSD_LS}	Low-side thermal shutdown temperature	V _{IN} = 2.1 V	150	175	200	°C
V _{CLP}	Total clamp voltage (V _{CC} to GND)	I _{OUT} = 2.5 A	41	46	52	V
t _{SD_LS}	Time to shutdown for the low-side			10		μs

^{1.} T_{TSD} is the minimum threshold temperature between HS and LS

Table 12. Current sense (9 V < V_{CC} < 18 V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Κ ₀	I _{OUT} /I _{SENSE}	$I_{OUT} = 0.35 \text{ A}; V_{SENSE} = 0.32 \text{ V}; V_{CSD} = 0 \text{ V}; T_j = -40 \text{ to } 150 ^{\circ}\text{C}$	645	840	1140	
K ₁	I _{OUT} /I _{SENSE}	I _{OUT} = 1 A; V _{SENSE} = 0.98 V; V _{CSD} = 0 V; T _j = -40 to 150 °C	700	820	955	
K ₂	I _{OUT} /I _{SENSE}	I _{OUT} = 2.5 A; V _{SENSE} = 2.4 V; V _{CSD} = 0 V; T _j = -40 to 150 °C	710	810	900	
К ₃	I _{OUT} /I _{SENSE}	$I_{OUT} = 4 \text{ A}; V_{SENSE} = 4 \text{ V}; V_{CSD} = 0 \text{ V};$ $T_j = -40 \text{ to } 150 \text{ °C}$	690	790	900	
$dK_0/K_0^{(1)}$	Analog sense current drift	$I_{OUT} = 0.35A; V_{SENSE} = 0.32V; V_{CSD} = 0 V; T_j = -40 to 150 °C$	-18		18	%
$dK_1/K_1^{(1)}$	Analog sense current drift	I _{OUT} = 1 A; V _{SENSE} = 0.98 V; V _{CSD} = 0 V; T _j = -40 to 150 °C	-13		13	%
$dK_2/K_2^{(1)}$	Analog sense current drift	I _{OUT} = 2.5A; V _{SENSE} = 2.4V; V _{CSD} = 0 V; T _j = -40 to 150 °C	-13		13	%
dK ₃ /K ₃ ⁽¹⁾	Analog sense current drift	$I_{OUT} = 4A$; $V_{SENSE} = 4V$; $V_{CSD} = 0 V$; $T_j = -40$ to 150 °C	-13		13	%
V _{SENSE}	Max analog sense output voltage	$I_{OUT} = 2.5A$; $V_{CSD} = 0 V$; $R_{SENSE} = 2 K\Omega$	5			V


^{2.} Valid for both HSD and LSD.

Table 12. Current sense (9 V < V_{CC} < 18 V) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		$I_{OUT} = 0 \text{ A}; V_{SENSE} = 0 \text{ V}; V_{CSD} = 5 \text{ V}; V_{IN} = 0 \text{ V}; T_j = -40 \text{ to } 150 \text{ °C}$	0		5	μΑ
I _{SENSE0}	Analog sense leakage current	$V_{CSD} = 0 \text{ V; } V_{IN} = 5 \text{ V;}$ $T_j = -40 \text{ to.} 150 \text{ °C}$	0		180	μΑ
		$V_{CSD} = 5 \text{ V}; V_{IN} = 5 \text{ V}; I_{OUT} = 2.5 \text{ A};$ $T_j = -40 \text{ to } .150 \text{ °C}$	0		5	μΑ
t _{DSENSEH}	Delay response time from falling edge of CS_DIS pin	$V_{IN} = 5 \text{ V; } V_{SENSE} < 4 \text{ V, } I_{OUT} = 2.5 \text{ A,}$ $I_{SENSE} = 90 \% \text{ of } I_{SENSEmax}$ (see <i>Figure 8</i>)			50	μs
t _{DSENSEL}	Delay response time from rising edge of CS_DIS pin	V_{IN} = 5 V; V_{SENSE} < 4 V; I_{OUT} = 2.5 A; I_{SENSE} = 10 % of $I_{SENSEmax}$ (see <i>Figure 8</i>)			20	μs

^{1.} Analog sense current drift is deviation of factor K for a given device over (-40 °C to 150 °C and 9 V < V_{CC} < 18 V) with respect to its value measured at T_J = 25 °C, V_{CC} = 13 V.

Figure 4. Definition of the delay times measurement







Figure 5. Definition of the low-side switching times









Figure 7. Definition of dynamic cross conduction current during a PWM operation






Table 13. Truth table in normal operating conditions

INA	IN _B	DIAG _A /EN _A	DIAG _B /EN _B	OUTA	OUTB	cs	Operating mode				
4	1			Н	Н	High Imp.	Brake to V _{CC}				
'	0	1	1	1	1	1	1	11	L	1 1 //2	Clockwise (CW)
0	1	ı	I		Н	$I_{SENSE} = I_{OUT}/K$	Counterclockwise (CCW)				
	0			_	L	High Imp.	Brake to GND				

Table 14. Truth table in fault conditions (detected on OUT_A)

INA	IN _B	DIAG _A /EN _A	DIAG _B /EN _B	OUTA	OUTB	CS (V _{CSD} =0V)
1	1				Н	High Imp.
, I	0		1		L	Tilgitiliip.
0	1	0	'	OPEN	Н	I _{OUTB} /K
U	0				L	High Imp.
Х	Х		0		OPEN	Tilgitiliip.
		Fault Inf	ormation	Protection	on Action	

Note:

In normal operating conditions the $DIAG_X/EN_X$ pin is considered as an input pin by the device. This pin must be externally pulled high.

Table 15. Electrical transient requirements (part 1)

ISO 7637-2: 2004(E)	Test le	Test levels ⁽¹⁾ Nu		Burst cycle/pulse repetition time		Delays and	
Test pulse	III	IV	test times	Min.	Max.	Impedance	
1	-75V	-100V	5000 pulses	0.5s	5s	2 ms, 10Ω	
2a	+37V	+50V	5000 pulses	0.2s	5s	50μs, 2Ω	
3a	-100V	-150V	1h	90ms	100ms	0.1μs, 50Ω	
3b	+75V	+100V	1h	90ms	100ms	0.1μs, 50Ω	
4	-6V	-7V	1 pulse			100ms, 0.01Ω	
5b ⁽²⁾	+65V	+87V	1 pulse			400ms, 2Ω	

^{1.} The above test levels must be considered referred to V_{CC} = 13.5 V except for pulse 5b.

Table 16. Electrical transient requirements (part 2)

ISO 7637-2: 2004(E)	Test level i	results ⁽¹⁾
Test pulse	111	IV
1	С	С
2a	С	С
3a	С	С
3b	С	С
4	С	С
5b ⁽²⁾	С	С

^{1.} The above test levels must be considered referred to V_{CC} = 13.5 V except for pulse 5b.

Table 17. Electrical transient requirements (part 3)


Class	Contents			
С	All functions of the device are performed as designed after exposure to disturbance.			
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.			

^{2.} Valid in case of external load dump clamp: 40V maximum referred to ground.

^{2.} Valid in case of external load dump clamp: 40V maximum referred to ground.

2.4 Waveforms

Figure 9. Waveforms in full-bridge operation






Figure 10. Waveforms in full-bridge operation (continued)




3 Application information

In normal operating conditions the $DIAG_X/EN_X$ pin is considered as an input pin by the device. This pin must be externally pulled high.

PWM pin usage: In all cases, a "0" on the PWM pin turns off both LS_A and LS_B switches. When PWM rises back to "1", LS_A or LS_B turn on again depending on the input pin state.

Figure 11. Typical application circuit for DC to 20 kHz PWM operation short circuit protection



Note:

The value of the blocking capacitor (C) depends on the application conditions and defines voltage and current ripple on supply line at PWM operation. Stored energy of the motor inductance may fly back into the blocking capacitor, if the bridge driver goes into 3-state. This causes a hazardous overvoltage if the capacitor is not big enough. As basic orientation, $500~\mu\text{F}$ per 10~A load current is recommended.

In case of a fault condition the DIAG_X/EN_X pin is considered as an output pin by the device.

The fault conditions are:

- Overtemperature on one or both high-sides
- Short to battery condition on the output (overcurrent detection on the low-side Power MOSFET)

Possible origins of fault conditions may be:

 OUT_A is shorted to ground \rightarrow overtemperature detection on high-side A

 OUT_A is shorted to $V_{CC} \rightarrow$ low-side Power MOSFET overcurrent detection

When a fault condition is detected, the user can identify which power element is in fault by monitoring the IN_A, IN_B, DIAG_A/EN_A and DIAG_B/EN_B pins.

In any case, when a fault is detected, the faulty leg of the bridge is latched off. To turn on the respective output (OUT_X) again, the input signal must rise from low to high level.




Figure 12. Behavior in fault condition (how a fault can be cleared)

Note:

In case of the fault condition is not removed, the procedure for unlatching and sending the device in Stby mode is:

- Clear the fault in the device (toggle: IN_A if $EN_A = 0$ or IN_B if $EN_B = 0$)
- Pull low all inputs, PWM and Diag/EN pins within tDEL.

If the Diag/En pins are already low, PWM = 0, the fault can be cleared simply toggling the input. The device enters in stby mode as soon as the fault is cleared.

3.1 Reverse battery protection

Three possible solutions can be considered:


- A Schottky diode D connected to V_{CC} pin
- An N-channel MOSFET connected to the GND pin (see Figure 11: Typical application circuit for DC to 20 kHz PWM operation short circuit protection)
- A P-channel MOSFET connected to the V_{CC} pin

The device sustains no more than -15 A in reverse battery conditions because of the two Body diodes of the Power MOSFETs. Additionally, in reverse battery condition the I/Os of VNH5180A-E is pulled down to the V_{CC} line (approximately -1.5 V).

Series resistor must be inserted to limit the current sunk from the microcontroller I/Os. If I_{Rmax} is the maximum target reverse current through microcontroller I/Os, series resistor is:


$$R = \frac{V_{IOs} - V_{CC}}{I_{Rmax}}$$

Figure 13. Half-bridge configuration



Note: The VNH5180A-E can be used as a high power half-bridge driver achieving an On resistance per leg of 90 m Ω .

Figure 14. Multi-motors configuration




Note: The VNH5180A-E can easily be designed in multi-motors driving applications such as seat positioning systems where only one motor must be driven at a time. $DIAG_X/EN_X$ pins allow to put unused half-bridges in high impedance.

Package and PCB thermal data 4

4.1 PowerSSO-36 thermal data

Figure 15. PowerSSO-36™ PC board




Board finish thickness 1.6 mm +/- 10 %, Board double layers, Board dimension 129 mm x 60 mm, Board Material FR4, Cu thickness 0.070 mm (front and back side), Thermal vias spaced on a 1.2 mm x 1.2 mm grid, Vias pad clearance thickness 0.2 mm, Thermal via diameter 0.3 mm +/- 0.08 mm, Cu thickness on vias 0.025 mm.

CHIP 1
R_{thA}
R_{thAB}
R_{thAC}
CHIP 2
CHIP 3
R_{thBC}
R_{thC}

Figure 16. Chipset configuration

Figure 17. Auto and mutual $R_{thj-amb}$ vs PCB copper area in open box free air condition



4.1.1 Thermal calculation in clockwise and anti-clockwise operation in steady-state mode


Table 18. Thermal calculation in clockwise and anti-clockwise operation in steadystate mode

HSA	HS _B	LSA	LS _B	T _{jHSAB}	T _{jLSA}	T _{jLSB}
ON	OFF	OFF	ON	$P_{dHSA} \times R_{thHS} + P_{dLSB} \times R_{thHSLS} + T_{amb}$		$\begin{array}{c} P_{dHSA} x R_{thHSLS} + P_{dLSB} \\ x R_{thLS} + T_{amb} \end{array}$
OFF	ON	ON	OFF	P_{dHSB} x R_{thHS} + P_{dLSA} x R_{thHSLS} + T_{amb}	P_{dHSB} x R_{thHSLS} + P_{dLSA} x R_{thLS} + T_{amb}	$P_{dHSB} x R_{thHSLS} + P_{dLSA}$ $x R_{thLSLS} + T_{amb}$

4.1.2 Thermal calculation in transient mode

$$\begin{split} T_{hs} &= P_{dhs} \bullet Z_{hs} + Z_{hsls} \bullet (P_{dlsA} + P_{dlsB}) + T_{amb} \\ T_{lsA} &= P_{dlsA} \bullet Z_{ls} + P_{dhs} \bullet Z_{hsls} + P_{dlsB} \bullet Z_{hsls} + T_{amb} \\ T_{lsB} &= P_{dlsB} \bullet Z_{ls} + P_{dhs} \bullet Z_{hsls} + P_{dlsA} \bullet Z_{hsls} + T_{amb} \end{split}$$

Figure 18. Detailed chipset configuration



Equation 1: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where

$$\delta = t_p/T$$



Figure 19. PowerSSO-36 HSD thermal impedance junction ambient single pulse

