# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# VNP35N07FI VNB35N07/VNV35N07


# "OMNIFET": FULLY AUTOPROTECTED POWER MOSFET

ТҮРЕ	V <sub>clamp</sub>	R <sub>DS(on)</sub>	l <sub>lim</sub>
VNP35N07FI	70 V	0.028 Ω	35 A
VNB35N07	70 V	0.028 Ω	35 A
VNV35N07	70 V	0.028 Ω	35 A

- LINEAR CURRENT LIMITATION
- THERMAL SHUT DOWN
- SHORT CIRCUIT PROTECTION
- INTEGRATED CLAMP
- LOW CURRENT DRAWN FROM INPUT PIN
- DIAGNOSTIC FEEDBACK THROUGH INPUT PIN
- ESD PROTECTION
- DIRECT ACCESS TO THE GATE OF THE POWER MOSFET (ANALOG DRIVING)
- COMPATIBLE WITH STANDARD POWER MOSFET

#### DESCRIPTION


The VNP35N07FI, VNB35N07 and VNV35N07 are monolithic devices made using STMicroelectronics VIPower M0 Technology, intended for replacement of standard power MOSFETS in DC to 50 KHz applications. Built-in thermal shut-down, linear current limitation and overvoltage clamp protect the chip in harsh



enviroments.

Fault feedback can be detected by monitoring the voltage at the input pin.

#### **BLOCK DIAGRAM (\*)**



(\*) PowerSO-10 Pin Configuration : INPUT = 6,7,8,9,10; SOURCE = 1,2,4,5; DRAIN = TAB

#### **ABSOLUTE MAXIMUM RATING**

Symbol	Parameter	Va	lue	Unit
		PowerSO-10 D2PAK	ISOWATT220	
V <sub>DS</sub>	Drain-source Voltage (V <sub>in</sub> = 0)	Internally	Clamped	V
Vin	Input Voltage	1	V	
Ι <sub>D</sub>	Drain Current	Internally Limited		
I <sub>R</sub>	Reverse DC Output Current	-50		A
$V_{\text{esd}}$	Electrostatic Discharge (C= 100 pF, R=1.5 KΩ)	20	00	V
Ptot	Total Dissipation at T <sub>c</sub> = 25 °C	125	40	W
Tj	Operating Junction Temperature	Internally	/ Limited	°C
Tc	Case Operating Temperature	Internally Limited		°C
T <sub>stg</sub>	Storage Temperature	-55 t	o 150	°C

#### THERMAL DATA

				ISOWATT220	PowerSO-10	D2PAK	
R <sub>thj-case</sub>	Thermal Resista	nce Junction-case	Max	3.12	1	1	°C/W
R <sub>thj-amb</sub>	Thermal Resista	nce Junction-ambient	Max	62.5	50	62.5	°C/W

# **ELECTRICAL CHARACTERISTICS** ( $T_{case} = 25 \ ^{\circ}C$ unless otherwise specified) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
VCLAMP	Drain-source Clamp Voltage	$I_D = 200 \text{ mA}$ $V_{in} = 0$	60	70	80	V
V <sub>CLTH</sub>	Drain-source Clamp Threshold Voltage	$I_D = 2 \text{ mA}  V_{in} = 0$	55			V
VINCL	Input-Source Reverse Clamp Voltage	I <sub>in</sub> = -1 mA	-1		-0.3	V
I <sub>DSS</sub>	Zero Input Voltage Drain Current (V <sub>in</sub> = 0)				50 200	μΑ μΑ
IISS	Supply Current from Input Pin	$V_{DS} = 0 V  V_{in} = 10 V$		250	500	μA

### ON (\*)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
VIN(th)	Input Threshold Voltage	$V_{DS} = V_{in}$ $I_D + I_{in} = 1 \text{ mA}$	0.8		3	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance				0.028 0.035	Ω Ω

#### DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (*)	Forward Transconductance	$V_{DS} = 13 V$ $I_{D} = 18 A$	20	25		S
Coss	Output Capacitance	$V_{\text{DS}} = 13 \text{ V}  f = 1 \text{ MHz}  V_{\text{in}} = 0$		980	1400	pF

## ELECTRICAL CHARACTERISTICS (continued)

# SWITCHING (\*\*)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time			100 350 650 200	200 600 1000 350	ns ns ns ns
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time			500 2.7 10 4.3	800 4.2 16 6.5	ns μs μs μs
(di/dt) <sub>on</sub>	Turn-on Current Slope			60		A/µs
Qi	Total Input Charge	$V_{DD} = 12 \text{ V}$ $I_D = 18 \text{ A}$ $V_{in} = 10 \text{ V}$		100		nC

#### SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vsd (*)	Forward On Voltage	ISD = 18 A Vin = 0			1.6	V
trr(**)	Reverse Recovery Time	$I_{SD} = 18 \text{ A}$ di/dt = 100 A/µs V <sub>DD</sub> = 30 V $T_i = 25 ^{\circ}\text{C}$		250		ns
Qrr(**)	Reverse Recovery Charge	(see test circuit, figure 5)		1		μC
I <sub>RRM</sub> (**)	Reverse Recovery Current			8		A

#### PROTECTION

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
l <sub>lim</sub>	Drain Current Limit		25 25	35 35	45 45	A A
t <sub>dlim</sub> (**)	Step Response Current Limit			35 70	60 140	μs μs
T <sub>jsh</sub> (**)	Overtemperature Shutdown		150			°C
T <sub>jrs</sub> (**)	Overtemperature Reset		135			°C
$I_{gf}(**)$	Fault Sink Current			50 20		mA mA
E <sub>as</sub> (**)	Single Pulse Avalanche Energy	starting T <sub>j</sub> = 25 $^{\circ}$ C V <sub>DD</sub> = 20 V V <sub>in</sub> = 10 V R <sub>gen</sub> = 1 K $\Omega$ L = 10 mH	2.5			J

(\*) Pulsed: Pulse duration = 300  $\mu s$ , duty cycle 1.5 % (\*\*) Parameters guaranteed by design/characterization

57

#### **PROTECTION FEATURES**


During normal operation, the Input pin is electrically connected to the gate of the internal power MOSFET. The device then behaves like a standard power MOSFET and can be used as a switch from DC to 50 KHz. The only difference from the user's standpoint is that a small DC current ( $I_{\rm ISS}$ ) flows into the Input pin in order to supply the internal circuitry.

The device integrates:


- OVERVOLTAGE CLAMP PROTECTION: internally set at 70V, along with the rugged avalanche characteristics of the Power MOSFET stage give this device unrivalled ruggedness and energy handling capability. This feature is mainly important when driving inductive loads.
- LINEAR CURRENT LIMITER CIRCUIT: limits the drain current ld to llim whatever the Input pin voltage. When the current limiter is active, the device operates in the linear region, so power dissipation may exceed the capability of the heatsink. Both case and junction temperatures increase, and if this phase lasts long enough, junction temperature may reach the overtemperature threshold T<sub>jsh</sub>.
- OVERTEMPERATURE AND SHORT CIRCUIT PROTECTION: these are based on sensing the chip temperature and are not dependent on the input voltage. The location of the sensing element on the chip in the power stage area ensures fast, accurate detection of the junction temperature. Overtemperature cutout occurs at minimum 150°C. The device is automatically restarted when the chip temperature falls below 135°C.
- STATUS FEEDBACK: In the case of an overtemperature fault condition, a Status Feedback is provided through the Input pin. The internal protection circuit disconnects the input from the gate and connects it instead to ground via an equivalent resistance of 100  $\Omega$ . The failure can be detected by monitoring the voltage at the Input pin, which will be close to ground potential.

Additional features of this device are ESD protection according to the Human Body model and the ability to be driven from a TTL Logic circuit (with a small increase in  $R_{DS(on)}$ ).


#### Thermal Impedance For ISOWATT220




#### **Derating Curve**




#### Transconductance




Thermal Impedance For D2PAK / PowerSO-10




#### **Output Characteristics**




Static Drain-Source On Resistance vs Input Voltage




#### Static Drain-Source On Resistance




Input Charge vs Input Voltage




Normalized Input Threshold Voltage vs Temperature




#### Static Drain-Source On Resistance




#### **Capacitance Variations**




#### Normalized On Resistance vs Temperature






#### Normalized On Resistance vs Temperature


Turn-on Current Slope




Turn-off Drain-Source Voltage Slope




#### Turn-on Current Slope




Turn-off Drain-Source Voltage Slope









#### Switching Time Resistive Load




Current Limit vs Junction Temperature




#### Source Drain Diode Forward Characteristics



#### Switching Time Resistive Load





#### Step Response Current Limit




57

8/13






**Fig. 3:** Switching Times Test Circuits For Resistive Load



**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times



### Fig. 2: Unclamped Inductive Waveforms




Fig. 4: Input Charge Test Circuit






Fig. 6: Waveforms



### VNP35N07FI-VNB35N07-VNV35N07

DIM.		mm			inch	
DIW.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	4.4		4.6	0.173		0.181
В	2.5		2.7	0.098		0.106
D	2.5		2.75	0.098		0.108
E	0.4		0.7	0.015		0.027
F	0.75		1	0.030		0.039
F1	1.15		1.7	0.045		0.067
F2	1.15		1.7	0.045		0.067
G	4.95		5.2	0.195		0.204
G1	2.4		2.7	0.094		0.106
Н	10		10.4	0.393		0.409
L2		16			0.630	
L3	28.6		30.6	1.126		1.204
L4	9.8		10.6	0.385		0.417
L6	15.9		16.4	0.626		0.645
L7	9		9.3	0.354		0.366
Ø	3		3.2	0.118		0.126






10/13

DIM.		mm			inch	
Dim.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	4.3		4.6	0.169		0.181
A1	2.49		2.69	0.098		0.106
В	0.7		0.93	0.027		0.036
B2	1.25		1.4	0.049		0.055
С	0.45		0.6	0.017		0.023
C2	1.21		1.36	0.047		0.053
D	8.95		9.35	0.352		0.368
E	10		10.28	0.393		0.404
G	4.88		5.28	0.192		0.208
L	15		15.85	0.590		0.624
L2	1.27		1.4	0.050		0.055
L3	1.4		1.75	0.055		0.068

# TO-263 (D2PAK) MECHANICAL DATA




57

11/13

DIM.		mm			inch	
DIIVI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	3.35		3.65	0.132		0.144
A1	0.00		0.10	0.000		0.004
В	0.40		0.60	0.016		0.024
С	0.35		0.55	0.013		0.022
D	9.40		9.60	0.370		0.378
D1	7.40		7.60	0.291		0.300
E	9.30		9.50	0.366		0.374
E1	7.20		7.40	0.283		0.291
E2	7.20		7.60	0.283		0.300
E3	6.10		6.35	0.240		0.250
E4	5.90		6.10	0.232		0.240
е		1.27			0.050	
F	1.25		1.35	0.049		0.053
Н	13.80		14.40	0.543		0.567
h		0.50			0.002	
L	1.20		1.80	0.047		0.071
q		1.70			0.067	
α	0°		8°			

# PowerSO-10 MECHANICAL DATA



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a trademark of STMicroelectronics

© 1998 STMicroelectronics – Printed in Italy – All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.