



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## Quad channel high side driver with analog current sense for automotive applications

### Features

| Parameters                        | Symbol     | Value               |
|-----------------------------------|------------|---------------------|
| Max supply voltage                | $V_{CC}$   | 41 V                |
| Operating voltage range           | $V_{CC}$   | 4.5 to 36 V         |
| Max on-state resistance (per ch.) | $R_{ON}$   | 50 mΩ               |
| Current limitation (typ)          | $I_{LIMH}$ | 19 A                |
| Off-state supply current          | $I_S$      | 2 μA <sup>(1)</sup> |

1. Typical value with all loads connected.

- General features:
  - Inrush current active management by power limitation
  - Very low standby current
  - 3.0V CMOS compatible input
  - Optimized electromagnetic emission
  - Very low electromagnetic susceptibility
  - In compliance with the 2002/95/EC European directive
- Diagnostic functions:
  - Proportional load current sense
  - High current sense precision for wide current range
  - Current sense disable
  - Thermal shutdown indication
  - Very low current sense leakage
- Protection:
  - Undervoltage shutdown
  - Overvoltage clamp
  - Load current limitation
  - Self limiting of fast thermal transients
  - Protection against loss of ground and loss of  $V_{CC}$
  - Thermal shutdown



- Reverse battery protection (see [Figure 25](#))
- Electrostatic discharge protection

### Application

- All types of resistive, inductive and capacitive loads.
- Suitable as LED driver.

### Description

The VNQ5050AK-E is a monolithic device made using STMicroelectronics VIPower M0-5 technology. It is intended for driving resistive or inductive loads with one side connected to ground. Active  $V_{CC}$  pin voltage clamp protects the device against low energy spikes (see ISO7637 transient compatibility table).

This device integrates an analog current sense which delivers a current proportional to the load current (according to a known ratio) when CS\_DIS is driven low or left open. When CS\_DIS is driven high, the CURRENT SENSE pin is in a high impedance condition.

Output current limitation protects the device in overload condition. In case of long overload duration, the device limits the dissipated power to a safe level up to thermal shutdown intervention. Thermal shutdown with automatic restart allows the device to recover normal operation as soon as the fault condition disappears.

**Table 1. Device summary**

| Package     | Order codes |               |
|-------------|-------------|---------------|
|             | Tube        | Tape and Reel |
| PowerSSO-24 | VNQ5050AK-E | VNQ5050AKTR-E |

## Contents

|          |   |           |
|----------|---|-----------|
| <b>1</b> | <b>Block diagram and pin configuration</b>          | <b>5</b>  |
| <b>2</b> | <b>Electrical specifications</b>                    | <b>7</b>  |
| 2.1      | Absolute maximum ratings                            | 7         |
| 2.2      | Thermal data  | 8         |
| 2.3      | Electrical characteristics                          | 9         |
| 2.4      | Electrical characteristics curves                   | 17        |
| <b>3</b> | <b>Application information</b>                      | <b>20</b> |
| 3.1      | GND protection network against reverse battery      | 20        |
| 3.1.1    | Solution 1: resistor in the ground line (RGND only) | 20        |
| 3.1.2    | Solution 2: a diode (DGND) in the ground line.      | 21        |
| 3.2      | Load dump protection                                | 21        |
| 3.3      | Microcontroller I/Os protection                     | 21        |
| 3.4      | Maximum demagnetization energy (VCC = 13.5V)        | 23        |
| <b>4</b> | <b>Package and PC board thermal data</b>            | <b>24</b> |
| 4.1      | PowerSSO-24 thermal data                            | 24        |
| <b>5</b> | <b>Package and packing information</b>              | <b>27</b> |
| 5.1      | ECOPACK® packages                                   | 27        |
| 5.2      | PowerSSO-24™ mechanical data                        | 27        |
| 5.3      | Packing information                                 | 29        |
| <b>6</b> | <b>Revision history</b>                             | <b>30</b> |

## List of tables


|           |   |    |
|-----------|---|----|
| Table 1.  | Device summary .....  | 1  |
| Table 2.  | Pin functions .....   | 5  |
| Table 3.  | Suggested connections for unused and not connected pins ..... | 6  |
| Table 4.  | Absolute maximum ratings .....                                | 7  |
| Table 5.  | Thermal data.....   | 8  |
| Table 6.  | Power section .....   | 9  |
| Table 7.  | Switching ( $V_{CC}=13V$ ) .....                              | 9  |
| Table 8.  | Current sense ( $8V < V_{CC} < 16V$ ) .....                   | 10 |
| Table 9.  | Protection .....  | 11 |
| Table 10. | Logic input .....   | 12 |
| Table 11. | Truth table.....  | 15 |
| Table 12. | Electrical transient requirements (part 1/3).....             | 16 |
| Table 13. | Electrical transient requirements (part 2/3).....             | 16 |
| Table 14. | Electrical transient requirements (part 3/3).....             | 16 |
| Table 15. | Thermal parameters .....                                      | 26 |
| Table 16. | PowerSSO-24™ mechanical data .....                            | 27 |
| Table 17. | Document revision history .....                               | 30 |

# List of figures

|            |  |    |
|------------|--|----|
| Figure 1.  | Block diagram . . . . .  | 5  |
| Figure 2.  | Configuration diagram (top view) . . . . .   | 6  |
| Figure 3.  | Current and voltage conventions . . . . .  | 7  |
| Figure 4.  | Current sense delay characteristics . . . . .  | 12 |
| Figure 5.  | Delay response time between rising edge of output current and rising edge of current sense (CS enabled). . . . . | 13 |
| Figure 6.  | Switching characteristics . . . . .  | 13 |
| Figure 7.  | $I_{OUT}/I_{SENSE}$ vs $I_{OUT}$ . . . . .   | 14 |
| Figure 8.  | Maximum current sense ratio drift vs load current . . . . .  | 14 |
| Figure 9.  | Output voltage drop limitation . . . . .   | 15 |
| Figure 10. | Off-state output current . . . . .   | 17 |
| Figure 11. | High level input current . . . . .   | 17 |
| Figure 12. | Input clamp voltage . . . . .  | 17 |
| Figure 13. | Input low level . . . . .  | 17 |
| Figure 14. | Input high level . . . . .   | 17 |
| Figure 15. | Input hysteresis voltage . . . . .   | 17 |
| Figure 16. | On-state resistance vs $T_{case}$ . . . . .  | 18 |
| Figure 17. | On-state resistance vs $V_{CC}$ . . . . .  | 18 |
| Figure 18. | Undervoltage shutdown . . . . .  | 18 |
| Figure 19. | Turn-on voltage slope . . . . .  | 18 |
| Figure 20. | $I_{LIMH}$ vs $T_{case}$ . . . . .   | 18 |
| Figure 21. | Turn-off voltage slope . . . . .   | 18 |
| Figure 22. | CS_DIS high level voltage . . . . .  | 19 |
| Figure 23. | CS_DIS clamp voltage . . . . .   | 19 |
| Figure 24. | CS_DIS low level voltage . . . . .   | 19 |
| Figure 25. | Application schematic . . . . .  | 20 |
| Figure 26. | Waveforms . . . . .  | 22 |
| Figure 27. | Maximum turn-off current versus inductance (for each channel) . . . . .  | 23 |
| Figure 28. | PowerSSO-24 PC board . . . . .   | 24 |
| Figure 29. | $R_{thj-amb}$ vs PCB copper area in open box free air condition (one channel on) . . . . .                       | 24 |
| Figure 30. | PowerSSO-24 thermal impedance junction ambient single pulse (one channel on) . . . . .                           | 25 |
| Figure 31. | Thermal fitting model of a double channel HSD in PowerSSO-24 . . . . .   | 25 |
| Figure 32. | PowerSSO-24™ package dimensions . . . . .  | 28 |
| Figure 33. | PowerSSO-24 tube shipment (no suffix) . . . . .  | 29 |
| Figure 34. | PowerSSO-24 tape and reel shipment (suffix "TR") . . . . .   | 29 |

# 1 Block diagram and pin configuration

**Figure 1.** Block diagram



**Table 2.** Pin functions

| Name                             | Function  |
|----------------------------------|---|
| <b>V<sub>CC</sub></b>            | Battery connection  |
| <b>OUTPUT<sub>n</sub></b>        | Power output  |
| <b>GND</b>                       | Ground connection. Must be reverse battery protected by an external diode/resistor network  |
| <b>INPUT<sub>n</sub></b>         | Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state |
| <b>CURRENT SENSE<sub>n</sub></b> | Analog current sense pin, delivers a current proportional to the load current               |
| <b>CS_DIS</b>                    | Active high CMOS compatible pin, to disable the current sense pin                           |

Figure 2. Configuration diagram (top view)





Table 3. Suggested connections for unused and not connected pins

| Connection/pin | Current sense         | N.C. | Output | Input                  | CS_DIS                 |
|----------------|-----------------------|------|--------|------------------------|------------------------|
| Floating       | N.R. <sup>(1)</sup>   | X    | X      | X                      | X                      |
| To ground      | Through 1 kΩ resistor | X    | N.R.   | Through 10 kΩ resistor | Through 10 kΩ resistor |

1. Not recommended.

## 2 Electrical specifications

**Figure 3. Current and voltage conventions**



Note:  $V_{Fn} = V_{OUTn} - V_{CC}$  during reverse battery condition.

### 2.1 Absolute maximum ratings

Stress values that exceed those listed in the “Absolute maximum ratings” table can cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions greater than those, indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics sure program and other relevant quality documents.

**Table 4. Absolute maximum ratings**

| Symbol        | Parameter   | Value                    | Unit |
|---------------|---|--------------------------|------|
| $V_{CC}$      | DC supply voltage   | 41                       | V    |
| $-V_{CC}$     | Reverse DC supply voltage   | 0.3                      | V    |
| $-I_{GND}$    | DC reverse ground pin current   | 200                      | mA   |
| $I_{OUT}$     | DC output current   | Internally limited       | A    |
| $-I_{OUT}$    | Reverse DC output current   | 20                       | A    |
| $I_{IN}$      | DC input current  | -1 to 10                 | mA   |
| $I_{CSD}$     | DC current sense disable input current  | -1 to 10                 | mA   |
| $-I_{CSENSE}$ | DC reverse CS pin current   | 200                      | mA   |
| $V_{CSENSE}$  | Current sense maximum voltage   | $V_{CC}-41$<br>$+V_{CC}$ | V    |
| $E_{MAX}$     | Maximum switching energy (single pulse)<br>( $L=3\text{ mH}$ ; $R_L=0\ \Omega$ ; $V_{bat}=13.5\text{ V}$ ; $T_{jstart}=150\text{ }^\circ\text{C}$ ; $I_{OUT} = I_{limL}(\text{Typ.})$ ) | 104                      | mJ   |

**Table 4. Absolute maximum ratings (continued)**

| Symbol    | Parameter  | Value      | Unit |
|-----------|--|------------|------|
| $V_{ESD}$ | Electrostatic discharge<br>(human body model: $R=1.5K\Omega$ ; $C=100pF$ ) |            |      |
|           | – Input  | 4000       | V    |
|           | – Current sense  | 2000       | V    |
|           | – CS_DIS   | 4000       | V    |
|           | – Output   | 5000       | V    |
|           | – $V_{CC}$   | 5000       | V    |
| $V_{ESD}$ | Charge device model (CDM-AEC-Q100-011)                                     | 750        | V    |
| $T_j$     | Junction operating temperature   | -40 to 150 | °C   |
| $T_{stg}$ | Storage temperature  | -55 to 150 | °C   |

## 2.2 Thermal data

**Table 5. Thermal data**

| Symbol         | Parameter  | Max value                     | Unit |
|----------------|--|-------------------------------|------|
| $R_{thj-case}$ | Thermal resistance junction-case (With one channel ON) | 2.8                           | °C/W |
| $R_{thj-amb}$  | Thermal resistance junction-ambient                    | See <a href="#">Figure 29</a> | °C/W |

## 2.3 Electrical characteristics

Values specified in this section are for  $8 \text{ V} < V_{CC} < 36 \text{ V}$ ,  $-40^\circ\text{C} < T_j < 150^\circ\text{C}$ , unless otherwise stated.

**Table 6. Power section**

| Symbol        | Parameter                                      | Test conditions   | Min.   | Typ.                  | Max.                   | Unit   |
|---------------|--|---|--------|-----------------------|------------------------|--|
| $V_{CC}$      | Operating supply voltage                       |   | 4.5    | 13                    | 36                     | V  |
| $V_{USD}$     | Undervoltage shutdown                          |   | -      | 3.5                   | 4.5                    | V  |
| $V_{USDhyst}$ | Undervoltage shutdown hysteresis               |   | -      | 0.5                   | -                      | V  |
| $R_{ON}$      | On-state resistance                            | $I_{OUT}=2 \text{ A}; T_j=25^\circ\text{C}$<br>$I_{OUT}=2 \text{ A}; T_j=150^\circ\text{C}$<br>$I_{OUT}=2 \text{ A}; V_{CC}=5 \text{ V}; T_j=25^\circ\text{C}$                              | -      | -                     | 50<br>100<br>65        | $\text{m}\Omega$<br>$\text{m}\Omega$<br>$\text{m}\Omega$ |
| $V_{clamp}$   | Clamp voltage                                  | $I_S=20 \text{ mA}$   | 41     | 46                    | 52                     | V  |
| $I_S$         | Supply current                                 | Off-State; $V_{CC}=13 \text{ V}; T_j=25^\circ\text{C}$ ;<br>$V_{IN}=V_{OUT}=V_{SENSE}=V_{CSD}=0 \text{ V}$<br>On-State; $V_{CC}=13 \text{ V}; V_{IN}=5 \text{ V};$<br>$I_{OUT}=0 \text{ A}$ | -      | 2 <sup>(1)</sup><br>8 | 5 <sup>(1)</sup><br>14 | $\mu\text{A}$<br>mA                                      |
| $I_{L(off)}$  | Off-state output current <sup>(2)</sup>        | $V_{IN}=V_{OUT}=0 \text{ V}; V_{CC}=13 \text{ V};$<br>$T_j=25^\circ\text{C}$<br>$V_{IN}=V_{OUT}=0 \text{ V}; V_{CC}=13 \text{ V};$<br>$T_j=125^\circ\text{C}$                               | 0<br>0 | 0.01                  | 3<br>5                 | $\mu\text{A}$  |
| $V_F$         | Output - $V_{CC}$ diode voltage <sup>(2)</sup> | $-I_{OUT}=2 \text{ A}; T_j=150^\circ\text{C}$   | -      | -                     | 0.7                    | V  |

1. PowerMOS leakage included.

2. For each channel.

**Table 7. Switching ( $V_{CC}=13\text{V}$ )**

| Symbol                | Parameter                                 | Test conditions                                    | Min. | Typ.                          | Max. | Unit                   |
|-----------------------|---|--|------|-------------------------------|------|------------------------|
| $t_{d(on)}$           | Turn-on delay time                        | $R_L = 6.5 \Omega$ (see <a href="#">Figure 6</a> ) | -    | 20                            | -    | $\mu\text{s}$          |
| $t_{d(off)}$          | Turn-off delay time                       | $R_L = 6.5 \Omega$ (see <a href="#">Figure 6</a> ) | -    | 45                            | -    | $\mu\text{s}$          |
| $(dV_{OUT}/dt)_{on}$  | Turn-on voltage slope                     | $R_L = 6.5 \Omega$                                 | -    | See <a href="#">Figure 19</a> | -    | $\text{V}/\mu\text{s}$ |
| $(dV_{OUT}/dt)_{off}$ | Turn-off voltage slope                    | $R_L = 6.5 \Omega$                                 | -    | See <a href="#">Figure 21</a> | -    | $\text{V}/\mu\text{s}$ |
| $W_{ON}$              | Switching energy losses during $t_{won}$  | $R_L = 6.5 \Omega$ (see <a href="#">Figure 6</a> ) | -    | 0.15                          | -    | mJ                     |
| $W_{OFF}$             | Switching energy losses during $t_{woff}$ | $R_L = 6.5 \Omega$ (see <a href="#">Figure 6</a> ) | -    | 0.3                           | -    | mJ                     |

**Table 8. Current sense (8V<V<sub>CC</sub><16V)**

| Symbol   | Parameter   | Test conditions  | Min.         | Typ.         | Max.         | Unit |
|--|---|--|--------------|--------------|--------------|------|
| K <sub>0</sub>                                 | I <sub>OUT</sub> /I <sub>SENSE</sub>                      | I <sub>OUT</sub> = 0.05 A;<br>V <sub>SENSE</sub> = 0.5 V; V <sub>CSD</sub> =0 V;<br>T <sub>j</sub> = -40 °C...150 °C                                 | 1340         | 2420         | 3460         |      |
| K <sub>1</sub>                                 | I <sub>OUT</sub> /I <sub>SENSE</sub>                      | I <sub>OUT</sub> = 1 A;<br>V <sub>SENSE</sub> = 0.5 V; V <sub>CSD</sub> =0 V;<br>T <sub>j</sub> = -40 °C...150 °C<br>T <sub>j</sub> = 25 °C...150 °C | 1370<br>1510 | 1860<br>1860 | 2510<br>2210 |      |
| dK <sub>1</sub> /K <sub>1</sub> <sup>(1)</sup> | Current sense ratio drift                                 | I <sub>OUT</sub> = 1 A; V <sub>SENSE</sub> = 0.5 V;<br>V <sub>CSD</sub> = 0 V;<br>T <sub>J</sub> = -40 °C to 150 °C                                  | -10          | -            | 10           | %    |
| K <sub>2</sub>                                 | I <sub>OUT</sub> /I <sub>SENSE</sub>                      | I <sub>OUT</sub> = 2 A;<br>V <sub>SENSE</sub> = 4 V; V <sub>CSD</sub> = 0 V;<br>T <sub>j</sub> = -40 °C...150 °C<br>T <sub>j</sub> = 25 °C...150 °C  | 1590<br>1600 | 1760<br>1760 | 2140<br>1930 |      |
| dK <sub>2</sub> /K <sub>2</sub> <sup>(1)</sup> | Current sense ratio drift                                 | I <sub>OUT</sub> = 2 A; V <sub>SENSE</sub> = 4 V;<br>V <sub>CSD</sub> = 0 V;<br>T <sub>J</sub> = -40 °C to 150 °C                                    | -8           | -            | 8            | %    |
| K <sub>3</sub>                                 | I <sub>OUT</sub> /I <sub>SENSE</sub>                      | I <sub>OUT</sub> = 4 A;<br>V <sub>SENSE</sub> = 4 V; V <sub>CSD</sub> = 0 V;<br>T <sub>j</sub> = -40 °C...150 °C<br>T <sub>j</sub> = 25 °C...150 °C  | 1650<br>1650 | 1740<br>1740 | 1950<br>1830 | -    |
| dK <sub>3</sub> /K <sub>3</sub> <sup>(1)</sup> | Current sense ratio drift                                 | I <sub>OUT</sub> = 4 A; V <sub>SENSE</sub> = 4 V;<br>V <sub>CSD</sub> = 0 V;<br>T <sub>J</sub> = -40 °C to 150 °C                                    | -5           | -            | 5            | %    |
| I <sub>SENSE0</sub>                            | Analog sense leakage current                              | I <sub>OUT</sub> = 0 A; V <sub>SENSE</sub> = 0 V;<br>V <sub>CSD</sub> = 5 V; V <sub>IN</sub> = 0 V;<br>T <sub>j</sub> = -40 °C...150 °C              | 0            | -            | 1            | µA   |
|  |   | V <sub>CSD</sub> = 0 V; V <sub>IN</sub> = 5 V;<br>T <sub>j</sub> = -40 °C...150 °C   | 0            | -            | 2            | µA   |
| I <sub>OL</sub>                                | Openload ON state current detection threshold             | I <sub>OUT</sub> = 2 A; V <sub>SENSE</sub> = 0 V;<br>V <sub>CSD</sub> = 5 V; V <sub>IN</sub> = 5 V;<br>T <sub>j</sub> = -40 °C...150 °C              | 0            | -            | 1            | µA   |
|  |   | V <sub>IN</sub> = 5 V, I <sub>SENSE</sub> = 5 µA   | 4            | -            | 20           | mA   |
| V <sub>SENSE</sub>                             | Max analog sense output voltage                           | I <sub>OUT</sub> = 4 A; V <sub>CSD</sub> = 0 V   | 5            | -            | -            | V    |
| V <sub>SENSEH</sub>                            | Analog sense output voltage in over temperature condition | V <sub>CC</sub> = 13 V; R <sub>SENSE</sub> = 10 KΩ   | -            | 9            | -            | V    |

**Table 8. Current sense (8V<V<sub>CC</sub><16V) (continued)**

| Symbol                 | Parameter  | Test conditions   | Min. | Typ. | Max. | Unit |
|------------------------|--|---|------|------|------|------|
| I <sub>SENSEH</sub>    | Analog sense output current in over temperature condition                                  | V <sub>CC</sub> = 13 V; V <sub>SENSE</sub> = 5 V  | -    | 8    | -    | mA   |
| t <sub>DSENSE1H</sub>  | Delay response time from falling edge of CS_DIS pin  | V <sub>SENSE</sub> <4 V, 0.5 A<I <sub>out</sub> <4 A<br>I <sub>SENSE</sub> = 90 % of I <sub>SENSE</sub> max (see <i>Figure 4</i> )  | -    | 50   | 100  | μs   |
| t <sub>DSENSE1L</sub>  | Delay response time from rising edge of CS_DIS pin   | V <sub>SENSE</sub> <4 V, 0.5 A<I <sub>out</sub> <4 A<br>I <sub>SENSE</sub> =10 % of I <sub>SENSE</sub> max (see <i>Figure 4</i> )   | -    | 5    | 20   | μs   |
| t <sub>DSENSE2H</sub>  | Delay response time from rising edge of INPUT pin  | V <sub>SENSE</sub> <4 V, 0.5 A<I <sub>out</sub> <4 A<br>I <sub>SENSE</sub> =90 % of I <sub>SENSE</sub> max (see <i>Figure 4</i> )   | -    | 80   | 250  | μs   |
| Δt <sub>DSENSE2H</sub> | Delay response time between rising edge of output current and rising edge of current sense | V <sub>SENSE</sub> <4 V,<br>I <sub>SENSE</sub> =90 % of I <sub>SENSEMAX</sub> ,<br>I <sub>OUT</sub> =90 % of I <sub>OUTMAX</sub><br>I <sub>OUTMAX</sub> =2 A (see <i>Figure 5</i> ) | -    | -    | 65   | μs   |
| t <sub>DSENSE2L</sub>  | Delay response time from falling edge of INPUT pin   | V <sub>SENSE</sub> <4 V, 0.5 A<I <sub>out</sub> <4 A<br>I <sub>SENSE</sub> =10 % of I <sub>SENSE</sub> max (see <i>Figure 4</i> )   | -    | 100  | 250  | μs   |

1. Parameter guaranteed by design; it is not tested.


**Table 9. Protection<sup>(1)</sup>**

| Symbol             | Parameter  | Test conditions   | Min.                | Typ.                | Max.                | Unit   |
|--------------------|--|---|---------------------|---------------------|---------------------|--------|
| I <sub>limH</sub>  | DC short circuit current                               | V <sub>CC</sub> =13 V<br>5 V<V <sub>CC</sub> <36 V                              | 13.5                | 19                  | 26.5<br>26.5        | A<br>A |
| I <sub>limL</sub>  | Short circuit current during thermal cycling           | V <sub>CC</sub> =13 V; T <sub>R</sub> <T <sub>j</sub> <T <sub>TSD</sub>         | -                   | 7                   | -                   | A      |
| T <sub>TSD</sub>   | Shutdown temperature                                   |   | 150                 | 175                 | 200                 | °C     |
| T <sub>R</sub>     | Reset temperature                                      |   | T <sub>RS</sub> + 1 | T <sub>RS</sub> + 5 | -                   | °C     |
| T <sub>RS</sub>    | Thermal reset of STATUS                                |   | 135                 | -                   | -                   | °C     |
| T <sub>HYST</sub>  | Thermal hysteresis (T <sub>TSD</sub> -T <sub>R</sub> ) |   | -                   | 7                   | -                   | °C     |
| V <sub>DEMAG</sub> | Turn-off output voltage clamp                          | I <sub>OUT</sub> =2 A; V <sub>IN</sub> =0; L=6 mH                               | V <sub>CC</sub> -41 | V <sub>CC</sub> -46 | V <sub>CC</sub> -52 | V      |
| V <sub>ON</sub>    | Output voltage drop limitation                         | I <sub>OUT</sub> =0.1 A; T <sub>j</sub> =-40 °C...150 °C (see <i>Figure 9</i> ) | -                   | 25                  | -                   | mV     |


1. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

**Table 10. Logic input**


| Symbol                 | Parameter                 | Test conditions                                       | Min. | Typ. | Max. | Unit          |
|------------------------|---------------------------|---|------|------|------|---------------|
| $V_{IL}$               | Input low level voltage   |   | -    | -    | 0.9  | V             |
| $I_{IL}$               | Low level input current   | $V_{IN} = 0.9 \text{ V}$                              | 1    | -    | -    | $\mu\text{A}$ |
| $V_{IH}$               | Input high level voltage  |   | 2.1  | -    | -    | V             |
| $I_{IH}$               | High level input current  | $V_{IN} = 2.1 \text{ V}$                              | -    | -    | 10   | $\mu\text{A}$ |
| $V_{I(\text{hyst})}$   | Input hysteresis voltage  |   | 0.25 | -    | -    | V             |
| $V_{ICL}$              | Input clamp voltage       | $I_{IN} = 1 \text{ mA}$<br>$I_{IN} = -1 \text{ mA}$   | 5.5  | -0.7 | 7    | V<br>V        |
| $V_{CSDL}$             | CS_DIS low level voltage  |   | -    | -    | 0.9  | V             |
| $I_{CSDL}$             | Low level CS_DIS current  | $V_{CSD} = 0.9 \text{ V}$                             | 1    | -    | -    | $\mu\text{A}$ |
| $V_{CSDH}$             | CS_DIS high level voltage |   | 2.1  | -    | -    | V             |
| $I_{CSDH}$             | High level CS_DIS current | $V_{CSD} = 2.1 \text{ V}$                             | -    | -    | 10   | $\mu\text{A}$ |
| $V_{CSD(\text{hyst})}$ | CS_DIS hysteresis voltage |   | 0.25 | -    | -    | V             |
| $V_{CSCL}$             | CS_DIS clamp voltage      | $I_{CSD} = 1 \text{ mA}$<br>$I_{CSD} = -1 \text{ mA}$ | 5.5  | -0.7 | 7    | V<br>V        |



**Figure 4. Current sense delay characteristics**

**Figure 5. Delay response time between rising edge of output current and rising edge of current sense (CS enabled)**



**Figure 6. Switching characteristics**




**Figure 7.**  $I_{OUT}/I_{SENSE}$  vs  $I_{OUT}$ **Figure 8.** Maximum current sense ratio drift vs load current

Note: Parameter guaranteed by design; it is not tested.

**Table 11. Truth table**

| Conditions   | Input | Output | Sense ( $V_{CSD}=0$ V) <sup>(1)</sup> |
|--|-------|--------|---------------------------------------|
| Normal operation   | L     | L      | 0                                     |
|  | H     | H      | Nominal                               |
| Over temperature   | L     | L      | 0                                     |
|  | H     | L      | $V_{SENSEH}$                          |
| Undervoltage   | L     | L      | 0                                     |
|  | H     | L      | 0                                     |
| Short circuit to GND<br>( $R_{SC} \leq 10 \text{ m}\Omega$ ) | L     | L      | 0                                     |
|  | H     | L      | 0 if $T_j < T_{TSD}$                  |
|  | H     | L      | $V_{SENSEH}$ if $T_j > T_{TSD}$       |
| Short circuit to $V_{CC}$                                    | L     | H      | 0                                     |
|  | H     | H      | < Nominal                             |
| Negative output voltage clamp                                | L     | L      | 0                                     |

1. If the  $V_{CSD}$  is high, the SENSE output is at a high impedance, its potential depends on leakage currents and external circuit.

**Figure 9. Output voltage drop limitation**

**Table 12. Electrical transient requirements (part 1/3)**

| ISO 7637-2:<br>2004(E)<br>test pulse | Test levels |        | Number of<br>pulses or<br>test times | Burst cycle/pulse<br>repetition time |        | Delays and<br>Impedance |
|--------------------------------------|-------------|--------|--------------------------------------|--------------------------------------|--------|-------------------------|
|                                      | III         | IV     |                                      | 0.5 s                                | 5 s    |                         |
| 1                                    | -75 V       | -100 V | 5000<br>pulses                       | 0.5 s                                | 5 s    | 2 ms, 10 Ω              |
| 2a                                   | +37 V       | +50 V  | 5000<br>pulses                       | 0.2 s                                | 5 s    | 50 μs, 2 Ω              |
| 3a                                   | -100 V      | -150 V | 1h                                   | 90 ms                                | 100 ms | 0.1 μs, 50 Ω            |
| 3b                                   | +75 V       | +100 V | 1h                                   | 90 ms                                | 100 ms | 0.1 μs, 50 Ω            |
| 4                                    | -6 V        | -7 V   | 1 pulse                              | -                                    |        | 100 ms, 0.01<br>Ω       |
| 5b <sup>(2)</sup>                    | +65 V       | +87 V  | 1 pulse                              | -                                    |        | 400 ms, 2 Ω             |

**Table 13. Electrical transient requirements (part 2/3)**

| ISO 7637-2:<br>2004(E)<br>test pulse | Test level results <sup>(1)</sup> |    |
|--------------------------------------|-----------------------------------|----|
|                                      | III                               | IV |
| 1                                    | C                                 | C  |
| 2a                                   | C                                 | C  |
| 3a                                   | C                                 | C  |
| 3b                                   | C                                 | C  |
| 4                                    | C                                 | C  |
| 5b <sup>(2)</sup>                    | C                                 | C  |

1. The above test levels must be considered referred to Vcc = 13.5V except for pulse 5b.


2. Valid in case of external load dump clamp: 40V maximum referred to ground.

**Table 14. Electrical transient requirements (part 3/3)**


| Class | Contents   |
|-------|--|
| C     | All functions of the device are performed as designed after exposure to disturbance.   |
| E     | One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device. |

## 2.4 Electrical characteristics curves


**Figure 10. Off-state output current**




**Figure 11. High level input current**




**Figure 12. Input clamp voltage**




**Figure 13. Input low level**












**Figure 14. Input high level**



**Figure 15. Input hysteresis voltage**




**Figure 16. On-state resistance vs  $T_{case}$** **Figure 17. On-state resistance vs  $V_{cc}$** **Figure 18. Undervoltage shutdown****Figure 19. Turn-on voltage slope****Figure 20.  $I_{LIMH}$  vs  $T_{case}$** **Figure 21. Turn-off voltage slope**

**Figure 22. CS\_DIS high level voltage****Figure 23. CS\_DIS clamp voltage****Figure 24. CS\_DIS low level voltage**

### 3 Application information

**Figure 25. Application schematic**



Note: Channel 2, 3, 4 have the same internal circuit as channel 1.

#### 3.1 GND protection network against reverse battery

##### 3.1.1 Solution 1: resistor in the ground line ( $R_{GND}$ only)

This can be used with any type of load.

The following is an indication on how to dimension the  $R_{GND}$  resistor.

1.  $R_{GND} \leq 600 \text{ mV} / (I_{S(on)\max})$ .
2.  $R_{GND} \geq (-V_{CC}) / (-I_{GND})$

where  $-I_{GND}$  is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power Dissipation in  $R_{GND}$  (when  $V_{CC} < 0$ : during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where  $I_{S(on)\max}$  becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not shared by the device ground then the  $R_{GND}$  will produce a shift ( $I_{S(on)\max} * R_{GND}$ ) in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same  $R_{GND}$ .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests to utilize Solution 2 (see below).

### 3.1.2 Solution 2: a diode ( $D_{GND}$ ) in the ground line.

A resistor ( $R_{GND} = 1 \text{ k}\Omega$ ) should be inserted in parallel to  $D_{GND}$  if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift ( $\approx 600\text{mV}$ ) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

## 3.2 Load dump protection

$D_{ld}$  is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds the  $V_{CC}$  max DC rating. The same applies if the device is subject to transients on the  $V_{CC}$  line that are greater than the ones shown in the ISO T/R 7637/1 table.

## 3.3 Microcontroller I/Os protection

If a ground protection network is used and negative transients are present on the  $V_{CC}$  line, the control pins will be pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line to prevent the  $\mu\text{C}$  I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of  $\mu\text{C}$  and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of  $\mu\text{C}$  I/Os.


$$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$$

Calculation example:

For  $V_{CCpeak} = -100 \text{ V}$  and  $I_{latchup} \geq 20 \text{ mA}$ ;  $V_{OH\mu C} \geq 4.5 \text{ V}$


$$5 \text{ k}\Omega \leq R_{prot} \leq 180 \text{ k}\Omega$$

Recommended values:  $R_{prot} = 10 \text{ k}\Omega$ ,  $C_{EXT} = 10 \text{ nF}$ .

**Figure 26. Waveforms**

### 3.4 Maximum demagnetization energy ( $V_{CC} = 13.5V$ )

Figure 27. Maximum turn-off current versus inductance (for each channel)



Note:


Values are generated with  $R_L = 0 \Omega$ .

In case of repetitive pulses,  $T_{jstart}$  (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

## 4 Package and PC board thermal data

### 4.1 PowerSSO-24 thermal data

Figure 28. PowerSSO-24 PC board



Note:

Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB: Double layer, Thermal Vias, FR4 area= 77 mm x 86 mm, PCB thickness=1.6mm, Cu thickness=70  $\mu$ m (front and back side), Copper areas: from minimum pad lay-out to 8 cm<sup>2</sup>).

Figure 29.  $R_{thj\_amb}$  vs PCB copper area in open box free air condition (one channel on)






Figure 30. PowerSSO-24 thermal impedance junction ambient single pulse (one channel on)

Figure 31. Thermal fitting model of a double channel HSD in PowerSSO-24<sup>(a)</sup>

- a. The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.