



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



NVMe PCIe SSD M.2 Manual

NVMe PCIe SSD is a non-volatile, solid-state storage device delivering uncompromising performance, reliability and ruggedness for environmentally challenging applications.

Manual	10/11/2016
PSFNP5xxxxVxxx	Viking Technology
Revision A	Page 1 of 54

Revision History

Date	Revision	Description	Checked By
10/11/16	A	Initial Release from modified PSFNP5xxxxxxx_A3 and vendor spec V1.3. Update Capacity and LBA count	

Manual	10/11/2016
PSFNP5xxxxVxxx	Viking Technology
Revision A	Page 2 of 54

Legal Information

Legal Information

Copyright© 2016 Sanmina Corporation. All rights reserved. The information in this document is proprietary and confidential to Sanmina Corporation. No part of this document may be reproduced in any form or by any means or used to make any derivative work (such as translation, transformation, or adaptation) without written permission from Sanmina. Sanmina reserves the right to revise this documentation and to make changes in content from time to time without obligation on the part of Sanmina to provide notification of such revision or change.

Sanmina provides this documentation without warranty, term or condition of any kind, either expressed or implied, including, but not limited to, expressed and implied warranties of merchantability, fitness for a particular purpose, and non-infringement. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness, and no representations or warranties of accuracy or completeness are made. In no event will Sanmina be liable for damages arising directly or indirectly from any use of or reliance upon the information contained in this document. Sanmina may make improvements or changes in the product(s) and/or the program(s) described in this documentation at any time.

Sanmina, Viking Technology, Viking Modular Solutions, and Element logo are trademarks of Sanmina Corporation. Other company, product or service names mentioned herein may be trademarks or service marks of their respective owners.

Manual	10/11/2016
PSFNP5xxxxVxxx	Viking Technology
Revision A	Page 3 of 54

Ordering Information: M.2 80mm PCIe SSD Solid-State Drive

Part Number	Interface	Application	User Capacity (GB)	NAND	Temperature (C)	NAND
VPFNP5480GVCxMTL	PCIe/NVMe	Enterprise	480	MLC	(0 to +65'c)	TSB 15nm L-die
VPFNP5512GVCxMTL	PCIe/NVMe	Enterprise	512	MLC	(0 to +65'c)	TSB 15nm L-die
VPFNP5256GVCxMTL	PCIe/NVMe	Enterprise	256	MLC	(0 to +65'c)	TSB 15nm L-die
VPFNP5240GVCxMTL	PCIe/NVMe	Enterprise	240	MLC	(0 to +65'c)	TSB 15nm L-die
VPFNP5128GVCxMTL	PCIe/NVMe	Enterprise	128	MLC	(0 to +65'c)	TSB 15nm L-die
VPFNP5120GVCxMTL	PCIe/NVMe	Enterprise	120	MLC	(0 to +65'c)	TSB 15nm L-die

Notes:

1. Usable capacity based on a level of over-provisioning applied to wear leveling, bad sectors, index tables etc.
2. SSD's ship unformatted from the factory unless otherwise requested.
3. 1 GB = 1,000,000,000 Byte
4. One Sector = 512 Byte.

Manual	10/11/2016
PSFNP5xxxxVxxx	Viking Technology
Revision A	Page 4 of 54

Table of Contents

1	INTRODUCTION	10
1.1	Features	10
1.2	PCIE Interface	10
2	PRODUCT SPECIFICATIONS	11
2.1	Capacity and LBA count	11
2.2	Performance	11
2.2.1	Throughput	12
2.2.2	Predict & Fetch	12
2.3	Electrical Characteristics	12
2.3.1	Absolute Maximum Ratings	12
2.3.2	Supply Voltage	13
2.4	Environmental Conditions	13
2.4.1	Temperature and Altitude	13
2.4.2	Shock and Vibration	13
2.4.3	Electromagnetic Immunity	14
2.5	Reliability	14
2.6	Data Security	14
2.6.1	Power Loss Protection: Flushing Mechanism	14
2.6.2	Secure Erase	15
2.6.3	Write Protect	15
2.7	Flash Management	15
2.7.1	Error Correction Code (ECC)	15
2.7.2	Wear Leveling	16
2.7.3	Bad Block Management	16
2.7.4	TRIM	16
2.7.5	SMART	17
2.7.6	Over-Provision	17
2.7.7	Firmware Upgrade	17
3	MECHANICAL INFORMATION	18
3.1	Card Edge Detail	21

Manual	10/11/2016
PSFNP5xxxxVxxx	Viking Technology
Revision A	Page 5 of 54

3.2	M.2 SSD Weight	22
4	PIN AND SIGNAL DESCRIPTIONS	22
4.1	Signal and Power Description Tables	22
5	PCIE AND NVM EXPRESS REGISTERS	23
5.1	PCI Express Registers	23
5.1.1	PCI Register Summary	23
5.1.2	PCI Header Registers	24
5.1.3	PCI Power Management Registers	29
5.1.4	Message Signaled Interrupt Registers	30
5.1.5	MSI-X Registers	31
5.1.6	PCI Express Capability Registers	32
5.1.7	Advanced Error Reporting Registers	36
5.1.8	Device Serial Number Capability Register	41
5.1.9	Power Budgeting Extended Capability	41
5.1.10	Latency Tolerance Reporting Capability Registers	42
5.1.11	L1 Substates Capability Registers	42
5.2	NVM Express Registers	43
5.2.1	Register Summary	43
5.2.2	Controller Registers	44
6	SUPPORTED COMMAND SET	47
6.1	Admin Command Set	47
6.1.1	Identify Command	48
6.2	NVM Express I/O Command Set	53
6.3	SMART/Health Information	54
7	REFERENCES	54

Table of Tables

Table 2-1: Maximum Sustained Read and Write Bandwidth and Power Consumption	11
Table 2-2: Maximum Random Read and Write Input/Output Operations per Second (IOPS)	12
Table 2-3: Absolute Maximum Ratings	13
Table 2-4: Operating Voltage	13
Table 2-5: Temperature and Altitude Related Specifications	13
Table 2-6: Shock and Vibration Specifications	13
Table 2-7: Reliability Specifications	14
Table 3-1: M.2 SSD weight	22
Table 4-1: M.2 PCIe Connector Pinouts	22
Table 5-1: PCI Register Summary	23
Table 5-2: PCI Header Register Summary	24
Table 5-3: Identifier Register	25
Table 5-4: Command Register	26
Table 5-5: Device Status Register	26
Table 5-6: Revision ID Register	26
Table 5-7: Class Code Register	26
Table 5-8: Cache Line Size Register	27
Table 5-9: Master Latency Timer Register	27
Table 5-10: Header Type Register	27
Table 5-11: Built-in Self Test Register	27
Table 5-12: Memory Register Base Address Lower 32-bits (BAR0) Register	27
Table 5-13: Memory Register Base Address Upper 32-bits (BAR1) Register	28
Table 5-14: Index/Data Pair Register Base Address (BAR2) Register	28
Table 5-15: BAR3 Register	28
Table 5-16: Vendor Specific BAR4 Register	28
Table 5-17: Vendor Specific BAR5 Register	28
Table 5-18: Subsystem Identifier Register	28
Table 5-19: Expansion ROM Register	28
Table 5-20: Capabilities Pointer Register	28
Table 5-21: Interrupt Information Register	28
Table 5-22: Minimum Grant Register	29
Table 5-23: Maximum Latency Register	29
Table 5-24: PCI Power Management Capability Register Summary	29
Table 5-25: PCI Power Management Capability ID Register	29
Table 5-26: PCI Power Management Capability Register	29
Table 5-27: PCI Power Management Control and Status Register	29
Table 5-28: Message Signaled Interrupt Capability Register Summary	30
Table 5-29: Message Signaled Interrupt Capability ID Register	30
Table 5-30: Message Signaled Interrupt Control Register	30
Table 5-31: Message Signaled Interrupt Lower Address Register	30
Table 5-32: Message Signaled Interrupt Upper Address Register	30
Table 5-33: Message Signaled Interrupt Message Data Register	30
Table 5-34: Message Signaled Interrupt Masked Bits Register	30
Table 5-35: Message Signaled Interrupt Pending Bits Register	31
Table 5-36: MSI-X Capability Register Summary	31
Table 5-37: MSI-X Identifier Register	31
Table 5-38: MSI-X Control Register	31
Table 5-39: MSI-X Table Offset Register	31
Table 5-40: MSI-X Pending Bit Array Offset Register	31
Table 5-41: PCI Express Capability Register Summary	32

Manual	10/11/2016
PSFNP5xxxVxxx	Viking Technology
Revision A	Page 7 of 54

Table 5-42: PCI Express Capability ID Register	32
Table 5-43: PCI Express Capabilities Register	32
Table 5-44: PCI Express Device Capabilities Register	32
Table 5-45: PCI Express Device Control Register	33
Table 5-46: PCI Express Device Status Register	33
Table 5-47: PCI Express Device Link Capabilities Register	33
Table 5-48: PCI Express Device Link Control Register	34
Table 5-49: PCI Express Device Link Status Register	34
Table 5-50: PCI Express Device Capabilities 2 Register	34
Table 5-51: PCI Express Device Control 2 Register	35
Table 5-52: PCI Express Device Status 2 Register	35
Table 5-53: PCI Express Link Capabilities 2 Register	35
Table 5-54: PCI Express Link Control 2 Register	35
Table 5-55: PCI Express Link Status 2 Register	35
Table 5-56: Advanced Error Reporting Capability Register Summary	36
Table 5-57: AER Capability ID Register	36
Table 5-58: AER Uncorrectable Error Status Register	36
Table 5-59: AER Uncorrectable Error Mask Register	37
Table 5-60: AER Uncorrectable Error Severity Register	37
Table 5-61: AER Correctable Error Status Register	38
Table 5-62: AER Correctable Error Mask Register	38
Table 5-63: AER Capabilities and Control Register	38
Table 5-64: AER Header Log Register	39
Table 5-65: AER TLP Prefix Log Register	39
Table 5-66: Secondary PCI Express Capability Register Summary	39
Table 5-67: Secondary PCI Express Capability ID Register	39
Table 5-68: PCI Express Link Control 3 Register	40
Table 5-69: PCI Express Lane Error Status Register	40
Table 5-70: PCI Express Lane 0 Equalization Register	40
Table 5-71: PCI Express Lane 1 Equalization Register	40
Table 5-72: PCI Express Lane 2 Equalization Register	40
Table 5-73: PCI Express Lane 3 Equalization Register	40
Table 5-74: Device Serial Number Capability Register Header	41
Table 5-75: Serial Number Register Header (offset 0x4/0x8)	41
Table 5-76: Power Budgeting Extended Capability Header	41
Table 5-77: Data Register	41
Table 5-78: Power Budget Capability Register	41
Table 5-79: LTR Extended Capability Header	42
Table 5-80: LTR Max Snoop latency Register	42
Table 5-81: LTR Max No Snoop latency Register	42
Table 5-82: L1 Substates Extended Capability Header	42
Table 5-83: L1 Substates Capability Register	42
Table 5-84: L1 Substates Control1 Register	43
Table 5-85: L1 Substates Control2 Register	43
Table 5-86: Register Summary	43
Table 5-87: Controller Capabilities	44
Table 5-88: Version	44
Table 5-89: Interrupt Mask Set	44
Table 5-90: Interrupt Mask Clear	45
Table 5-91: Controller Configuration	45
Table 5-92: Controller Status	45
Table 5-93: Admin Queue Attributes	45
Table 5-94: Admin Submission Queue Base Address	46

<i>Table 5-95: Admin Completion Queue Base Address</i>	46
<i>Table 5-96: Submission Queue Tail y Doorbell</i>	46
<i>Table 5-97: Completion Queue Head y Doorbell</i>	46
<i>Table 6-1: Opcode for Admin Commands</i>	47
<i>Table 6-2: Admin Commands –NVM Command Set Specific</i>	47
<i>Table 6-3: Identify Controller Data Structure</i>	48
<i>Table 6-4: Identify Power State Descriptor Data Structure</i>	50
<i>Table 6-5: Identify Namespace Data Structure</i>	51
<i>Table 6-6: LBA Format 0 Data Structure</i>	53
<i>Table 6-7: Opcode for NVM Express I/O Commands</i>	53
<i>Table 6-8: SMART/Health Information Log</i>	54

Table of Figures

<i>Figure 3-1: Dimension Details for M.2 80mm length</i>	18
<i>Figure 3-2: Signal and Power Pins on M.2 card edge</i>	21

Manual	10/11/2016
PSFNP5xxxxVxxx	Viking Technology
Revision A	Page 9 of 54

1 Introduction

This document describes the specification of Viking SSD which uses PCIe interface. The Viking SSD is fully consist of semiconductor device and using NAND Flash Memory which has a high reliability and a high technology in a small form factor for using a SSD and supporting Peripheral Component Interconnect Express (PCIe) 3.0 interface standard up to 4 lanes shows much faster performance than previous SATA SSDs It could also provide rugged features with an extreme environment with a high MTBF.

1.1 Features

The SSD delivers the following features:

- Native-PCIe SSD for enterprise application
- PCI Express Gen3: Single port X4 lanes
- Compliant with PCI Express Base Specification Rev. 3.0
- Compliant with NVM Express Specification Rev.1.2
- Static and Dynamic Wear Leveling and Bad Block Management
- RoHS / Halogen-Free Compliant
- Support up to queue depth 64K
- Support Power Management: ASPM/PCI-PM L0s, L1, L1.1 and L1.2
- Support SMART and TRIM commands
- Support 48-bit addressing mode
- Firmware update

1.2 PCIE Interface

- PCI Express Gen3: Single port X4 lanes, 8Gb/s
- Compliant with PCI Express Base Specification Rev. 3.0
- Compliant with NVM Express Specification Rev.1.2

For a list of supported commands and other specifics, refer to Chapter 5 and 6.

Manual	10/11/2016
PSFNP5xxxxVxxx	Viking Technology
Revision A	Page 10 of 54

2 Product Specifications

2.1 Capacity and LBA count

Raw Capacity (GB)	User Capacity (GB)	LBA Count
128	120	234,441,648
256	240	468,862,128
512	480	937,703,088
1000	960	1,875,385,008

Notes:

- Per www.idema.org, LBA1-03 spec,
 $LBA\ counts = (97,696,368) + (1,953,504 * (\text{Advertised Capacity in GBytes} - 50))$

2.2 Performance

Table 2-1: Maximum Sustained Read and Write Bandwidth and Power Consumption

Capacity (GB)	Flash Structure	Performance				Power Consumption		
		CrystalDiskMark		ATTO		Read (mW)	Write (mW)	Idle (mW)
		Read (MB/s)	Write (MB/s)	Read (MB/s)	Write (MB/s)			
120	32GB x 4, BGA, 15nm	2,300	450	2,300	450	4,440	3,370	400
240	64GB x 4, BGA, 15nm	2,500	850	2,500	850	4,890	4,810	400
480	128GB x 4, BGA, 15nm	2,500	1,350	2,500	1,350	5,110	6,920	400
960	256GB x 4, BGA, 15nm	2,500	1,350	2,500	1,350	5,120	6,930	400

Notes:

- Performance measured using CrystalDiskMark and ATTO
- Performance may vary from flash configuration and platform.
- Refer to Application Note AN0006 for Viking SSD Benchmarking Methodology.
- Data is based on SSD's using Toshiba MLC 15nm L die
- Typical Power Consumption at 3.3V

Table 2-2: Maximum Random Read and Write Input/Output Operations per Second (IOPS)

Access Type	128GB	256GB	512GB
Read, 4K, IOPS	Up to TBD	Up to TBD	Up to TBD
Write, 4K, IOPS	Up to TBD	Up to TBD	Up to TBD

Notes:

1. Refer to Application Note AN0006 for Viking SSD Benchmarking Methodology

2.2.1 Throughput

Based on the available space of the disk, the SSD will regulate the read/write speed and manage the performance of throughput. When there still remains a lot of space, the firmware will continuously perform read/write action. There is still no need to implement garbage collection to allocate and release memory, which will accelerate the read/write processing to improve the performance. Contrarily, when the space is going to be used up, the SSD will slow down the read/write processing, and implement garbage collection to release memory. Hence, read/write performance will become slower.

2.2.2 Predict & Fetch

Normally, when the Host tries to read data from a PCIe SSD, the PCIe SSD will only perform one read action after receiving one command. However, the Viking SSD applies Predict & Fetch to improve the read speed. When the host issues sequential read commands to the PCIe SSD, the PCIe SSD will automatically expect that the following will also be read commands. Thus, before receiving the next command, flash has already prepared the data. Accordingly, this accelerates the data processing time, and the host does not need to wait so long to receive data.

2.3 Electrical Characteristics

2.3.1 Absolute Maximum Ratings

Values shown are stress ratings only. Functional operation outside normal operating values is not implied. Extended exposure to absolute maximum ratings may affect reliability.

Table 2-3: Absolute Maximum Ratings

Description	Min	Max	Unit
Maximum Voltage Range for Vin	-0.2	3.6	V
Maximum Temperature Range	-40	85	c

2.3.2 Supply Voltage

The operating voltage is 3.3V

Table 2-4: Operating Voltage

Description	Min	Max	Unit
Operating Voltage for 3.3 V (+/- 5%)	3.135	3.465	V

2.4 Environmental Conditions

2.4.1 Temperature and Altitude

Table 2-5: Temperature and Altitude Related Specifications

Conditions	Operating	Shipping	Storage
Commercial Temperature- Case ¹	0 to 65°C	-40 to 85°C	-40 to 85°C
Humidity (non-condensing)	90% under 40C	93% under 40C	93% under 40C

Notes:

1. Tc is measured at the surface of NAND Flash package

2.4.2 Shock and Vibration

SSD products are tested in accordance with environmental specification for shock and vibration

Table 2-6: Shock and Vibration Specifications

Stimulus	Description
Shock(non-operating)	1500G (0.5ms duration x,y,z with 1/2 sine wave)
Vibration (non-operating)	(60min /axis on 3 axes) Displacement: 1.52mm (20 ~ 80 Hz) Acceleration: 20G (80 ~ 2,000 Hz)

2.4.3 Electromagnetic Immunity

M.2 is an embedded product for host systems and is designed not to impair with system functionality or hinder system EMI/FCC compliance.

2.5 Reliability

Table 2-7: Reliability Specifications

Parameter	Description	
ECC	Correct up to 120 bits error in 2K Byte data	
MTBF	2,000,000 hours	
Write Endurance	Capacity	TBW
	120GB	175
	240GB	349
	480GB	698
	960GB	1396
Data retention	> 90 days at NAND expiration	

Notes:

1. The reliability specification follows JEDEC standards JESD218A and JESD219A
2. Average Minimum Program/Erase cycles (MLC, 3000)

2.6 Data Security

2.6.1 Power Loss Protection: Flushing Mechanism

Power Loss Protection is a mechanism to prevent data loss during unexpected power failure. DRAM is a volatile memory and frequently used as temporary cache or buffer between the controller and the NAND flash to improve the SSD performance. However, one major concern of the DRAM is that it is not able to keep data during power failure. Accordingly, the SSD applies the GuaranteedFlush technology, which requests the controller to transfer data to the cache. DDR performs as a cache, and its sizes include 256MB, 512MB, 1024MB or 2048MB. Only when the data is fully committed to the NAND flash will the controller send acknowledgement (ACK) to the host. Such implementation can prevent false-positive performance and the risk of power cycling issues.

Additionally, it is critical for a controller to shorten the time the in-flight data stays in the cache. Thus, the SSD applies an algorithm to reduce the amount of data resides in the cache to provide a better performance. This SmartCacheFlush technology allows incoming data to only have a “pit stop” in the cache and then move to the NAND flash at once. If the flash is jammed due to particular file sizes (such as random 4KB data), the cache will be treated as an “organizer”, consolidating incoming data into groups before written into the flash to improve write amplification. In sum, with Flush Mechanism, the SSD proves to provide the reliability required by consumer, industrial, and enterprise-level applications.

2.6.2 Secure Erase

Secure Erase is a standard ATA command and will write all “0xFF” to fully wipe all the data on hard drives and SSDs. When this command is issued, the SSD controller will empty its storage blocks and return to its factory default settings.

2.6.3 Write Protect

When a SSD contains too many bad blocks and data are continuously written in, then the SSD might not be usable anymore. Thus, Write Protect is a mechanism to prevent data from being written in and protect the accuracy of data that are already stored in the SSD.

2.7 Flash Management

2.7.1 Error Correction Code (ECC)

Flash memory cells will deteriorate with use, which might generate random bit errors in the stored data. The SSD applies a BCH ECC algorithm, which can detect and correct errors occur during read process, ensure data been read correctly, as well as protect data from corruption.

Manual	10/11/2016
PSFNP5xxxVxxx	Viking Technology
Revision A	Page 15 of 54

2.7.2 Wear Leveling

NAND flash devices can only undergo a limited number of program/erase cycles, and in most cases, the flash media are not used evenly. If some areas get updated more frequently than others, the lifetime of the device would be reduced significantly. Thus, Wear Leveling is applied to extend the lifespan of NAND Flash by evenly distributing write and erase cycles across the media.

Advanced Wear Leveling algorithm, can efficiently spread out the flash usage through the whole flash media area. Moreover, by implementing both dynamic and static Wear Leveling algorithms, the life expectancy of the NAND flash is greatly improved.

2.7.3 Bad Block Management

Bad blocks are blocks that include one or more invalid bits, and their reliability is not guaranteed. Blocks that are identified and marked as bad by the manufacturer are referred to as “Initial Bad Blocks”. Bad blocks that are developed during the lifespan of the flash are named “Later Bad Blocks”. Viking implements an efficient bad block management algorithm to detect the factory-produced bad blocks and manages any bad blocks that appear with use. This practice further prevents data being stored into bad blocks and improves the data reliability.

2.7.4 TRIM

TRIM is a feature which helps improve the read/write performance and speed of solid-state drives (SSD). Unlike hard disk drives (HDD), SSDs are not able to overwrite existing data, so the available space gradually becomes smaller with each use. With the TRIM command, the operating system can inform the SSD which blocks of data are no longer in use and can be removed permanently. Thus, the SSD will perform the erase action, which prevents unused data from occupying blocks all the time.

Manual	10/11/2016
PSFNP5xxxVxxx	Viking Technology
Revision A	Page 16 of 54

2.7.5 SMART

SMART, an acronym for Self-Monitoring, Analysis and Reporting Technology, is an open standard that allows a hard disk drive to automatically detect its health and report potential failures. When a failure is recorded by SMART, users can choose to replace the drive to prevent unexpected outage or data loss. Moreover, SMART can inform users of impending failures while there is still time to perform proactive actions, such as copy data to another device.

2.7.6 Over-Provision

Over Provisioning refers to the inclusion of extra NAND capacity in a SSD, which is not visible and cannot be used by users. With Over Provisioning, the performance and IOPS (Input/Output Operations per Second) are improved by providing the controller additional space to manage P/E cycles, which enhances the reliability and endurance as well. Moreover, the write amplification of the SSD becomes lower when the controller writes data to the flash.



2.7.7 Firmware Upgrade

Firmware can be considered as a set of instructions on how the device communicates with the host. Firmware will be upgraded when new features are added, compatibility issues are fixed, or read/write performance gets improved.

Manual	10/11/2016
PSFNP5xxxxVxxx	Viking Technology
Revision A	Page 17 of 54



3 Mechanical Information

Figure 3-1: Dimension Details for M.2 80mm length




Manual	10/11/2016
PSFNP5xxxxVxxx	Viking Technology
Revision A	Page 18 of 54

Bottom View









Side View



Notes:


1. M.2 2280-D5-M: 80mm (L) x 22mm (W) x 3.8mm (H)
2. All dimensions are in millimeter
3. General tolerance is ± 0.15 mm

4. Max component height designated by 
5. No component area designated by 
6. No component (signal vias/Signal copper/Print 
7. Check points locations at   

Manual	10/11/2016
PSFNP5xxxxVxxx	Viking Technology
Revision A	Page 20 of 54

3.1 Card Edge Detail

Figure 3-2: Signal and Power Pins on M.2 card edge



3.2 M.2 SSD Weight

Table 3-1: M.2 SSD weight

Length	Weight	Unit of measure
80 mm	< 8	Grams

4 Pin and Signal Descriptions

4.1 Signal and Power Description Tables

Table 4-1: M.2 PCIE Connector Pinouts

Pin #	Assignment	Description	Pin #	Assignment	Description
1	GND	Return current path	2	3.3V	3.3V source
3	GND	Return current path	4	3.3V	3.3V source
5	PETn3	PCle TX	6	N/C	N/C
7	PETp3	PCle TX	8	N/C	N/C
9	GND	Return current path	10	LED1#	Device Active Signal
11	PERn3	PCle Rx	12	3.3V	3.3V source
13	PERp3	PCle Rx	14	3.3V	3.3V source
15	GND	Return current path	16	3.3V	3.3V source
17	PETn2	PCle TX	18	3.3V	3.3V source
19	PETp2	PCle TX	20	N/C	N/C
21	GND	Return current path	22	N/C	N/C
23	PERn2	PCle Rx	24	N/C	N/C
25	PERp2	PCle Rx	26	N/C	N/C
27	GND	Return current path	28	N/C	N/C
29	PETn1	PCle TX	30	N/C	N/C
31	PETp1	PCle TX	32	N/C	N/C
33	GND	Return current path	34	N/C	N/C
35	PERn1	PCle Rx	36	N/C	N/C
37	PERp1	PCle Rx	38	N/C	N/C
39	GND	Return current path	40	N/C	N/C
41	PETn0	PCle TX	42	N/C	N/C
43	PETp0	PCle TX	44	N/C	N/C
45	GND	Return current path	46	N/C	N/C

Pin #	Assignment	Description	Pin #	Assignment	Description
47	PERn0	PCIe Rx	48	N/C	N/C
49	PERp0	PCIe Rx	50	PERST#	PCIe Reset
51	GND	Return current path	52	CLKREQ#	PCIe Device Clock Request
53	REFCLKN	PCIe Reference Clock	54	PEWake#	N/C
55	REFCLKP	PCIe Reference Clock	56	N/C	N/C
57	GND	Return current path	58	N/C	N/C
67	N/C	N/C	68	SUSCLK	32.768 kHz clk input by host
69	PEDET	N/C	70	3.3V	3.3V source
71	GND	Return current path	72	3.3V	3.3V source
73	GND	Return current path	74	3.3V	3.3V source
75	GND	Return current path			

Note

- Pin 59 through 66 are reserved for the module key

5 PCIe and NVM Express Registers

5.1 PCI Express Registers

5.1.1 PCI Register Summary

Table 5-1: PCI Register Summary

Start Address	End Address	Name	Type
00h	3Fh	PCI Header	PCI Capability
40h	47h	PCI Power Management Capability	PCI Capability
50h	67h	MSI Capability	PCI Capability
70h	A3h	PCI Express Capability	PCI Capability
B0h	BBh	MSI-X Capability	PCI Capability
100h	12Bh	Advanced Error Reporting Capability	PCI Capability
148h	157h	Device Serial No Capability	PCI Capability
158h	167h	Power Budgeting Capability	PCI Capability
168h	17Bh	Secondary PCI Express Header	PCI Capability
188h	18Fh	Latency Tolerance Reporting (LTR)	PCI Capability
190h	19Fh	L1 Substates Capability Register	PCI Capability

5.1.2 PCI Header Registers

Table 5-2: PCI Header Register Summary

Start Address	End Address	Symbol	Description
00h	03h	ID	Identifiers
04h	05h	CMD	Command Register
06h	07h	STS	Device Status
08h	08h	RID	Revision ID
09h	0Bh	CC	Class Codes
0Ch	0Ch	CLS	Cache Line Size
0Dh	0Dh	MLT	Master Latency Timer
0Eh	0Eh	HTYPE	Header Type
0Fh	0Fh	BIST	Built in Self Test
10h	13h	MLBAR (BAR0)	Memory Register Base Address (lower 32-bit)
14h	17h	MUBAR (BAR1)	Memory Register Base Address (upper 32-bit)
18h	1Bh	IDBAR (BAR2)	Index/Data Pair Register Base Address
1Ch	1Fh	BAR3	Reserved
20h	23h	BAR4	Reserved
24h	27h	BAR5	Reserved
28h	2Bh	CCPTR	CardBus CIS Pointer
2Ch	2Fh	SS	Subsystem Identifiers
30h	33h	EROM	Expansion ROM Base Address
34h	34h	CAP	Capabilities Pointer
35h	3Bh	R	Reserved
3Ch	3Dh	INTR	Interrupt Information
3Eh	3Eh	MGNT	Minimum Grant
3Fh	3Fh	MLAT	Maximum Latency

Table 5-3: Identifier Register

Bits	Type	Default Value	Description
31:16	RO	tbd	Device ID
0:15	RO	tbd	Vendor ID