imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





US Headquarters 2950 Red Hill Ave, Costa Mesa California, USA 92626

Office: 714.913.2200 Fax: 714.913.2202

www.vikingtechnology.com

Datasheet for: SDHC SD Card PSSD3xxxxCxxxxxE

Legal Information

Copyright© 2018 Sanmina Corporation. All rights reserved. The information in this document is proprietary and confidential to Sanmina Corporation. No part of this document may be reproduced in any form or by any means or used to make any derivative work (such as translation, transformation, or adaptation) without written permission from Sanmina. Sanmina reserves the right to revise this documentation and to make changes in content from time to time without obligation on the part of Sanmina to provide notification of such revision or change.

Sanmina provides this documentation without warranty, term or condition of any kind, either expressed or implied, including, but not limited to, expressed and implied warranties of merchantability, fitness for a particular purpose, and non-infringement. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness, and no representations or warranties of accuracy or completeness are made. In no event will Sanmina be liable for damages arising directly or indirectly from any use of or reliance upon the information contained in this document. Sanmina may make improvements or changes in the product(s) and/or the program(s) described in this documentation at any time.

Sanmina, Viking Technology, Viking Modular Solutions, and the Viking logo are trademarks of Sanmina Corporation. Other company, product or service names mentioned herein may be trademarks or service marks of their respective owners.

Datasheet: PSSD3xxxxCxxxxxE

Revision History

Date	Revision	Description	Checked by
2/21/18	А	Initial release with revised format	

Datasheet: PSSD3xxxxCxxxxxE

SDHC SD Cards

Revision A | February 23, 2018

Ordering Information for the SDHC SD Card

VikingPart#	Interface	Temp	GB	Client/Ent	NAND
VTSD3032GCCBMTLE	SD Card	(0to+70'c)	32GB (SDHC)	Ent	TSB 15nm MLC
VTSD3064GCCAMTLE	SD Card	(0to+70'c)	64GB (SDXC)	Ent	TSB 15nm MLC
VTSD3128GCCZMTLE	SD Card	(0to+70'c)	128GB (SDXC)	Ent	TSB 15nm MLC

Notes:

1. Contact Viking for availability date

2. The lowercase letters x,y and z are wildcard characters that indicate product or customer specific information

Refer to the Viking part number coversheet or PN decoder for details.
 Based on FLASH Entry SD 3.0 Toshiba MLC NAND SDHC, XC, UHS-?/U3, class10

Datasheet: PSSD3xxxxCxxxxxE

Table of Contents

1	INTRODUCTION	8
1.1	FEATURES	8
2	SD CARD STANDARDS COMPATIBILITY	9
3	PHYSICAL CHARACTERISTICS	9
3.1	Environmental Characteristics	9
3.2	Physical Characteristics	10
4	ELECTRICAL INTERFACE	10
4.1	Pin Assignment	10
4.2	SD Card Bus Topology	11
4.2.		12
4.3	Initialization	18
4.4	Electrical Characteristics 1 Absolute Maximum Conditions	22 22
	2 DC Characteristics	22
44		25
4.4. 4 4	 AC Characteristics (Default Speed) AC Characteristics (High Speed) 	25 Error! Bookmark not defined.
4.4. 4.4. 4.4.	4 AC Characteristics (High Speed)	25 Error! Bookmark not defined. Error! Bookmark not defined.
4.4.	4 AC Characteristics (High Speed)	Error! Bookmark not defined.
4.4. 4.4.	 AC Characteristics (High Speed) AC Characteristics (Ultra High Speed; UHS104) 	Error! Bookmark not defined. Error! Bookmark not defined.
4.4. 4.4. 5 5.1	 AC Characteristics (High Speed) AC Characteristics (Ultra High Speed; UHS104) CARD INTERNAL INFORMATION Security Information 	Error! Bookmark not defined. Error! Bookmark not defined. 32 32
4.4. 4.4. 5 5.1 5.2	 AC Characteristics (High Speed) AC Characteristics (Ultra High Speed; UHS104) CARD INTERNAL INFORMATION Security Information SD Card Registers 	Error! Bookmark not defined. Error! Bookmark not defined. 32 32 32
4.4. 4.4. 5 5.1 5.2 5.2.	 AC Characteristics (High Speed) AC Characteristics (Ultra High Speed; UHS104) CARD INTERNAL INFORMATION Security Information SD Card Registers OCR Register 	Error! Bookmark not defined. Error! Bookmark not defined. 32 32 32 33
4.4. 4.4. 5 5.1 5.2 5.2. 5.2.	 AC Characteristics (High Speed) AC Characteristics (Ultra High Speed; UHS104) CARD INTERNAL INFORMATION Security Information SD Card Registers OCR Register CID Register 	Error! Bookmark not defined. Error! Bookmark not defined. 32 32 33 33 34
4.4. 4.4. 5 5.1 5.2 5.2. 5.2. 5.2.	 AC Characteristics (High Speed) AC Characteristics (Ultra High Speed; UHS104) CARD INTERNAL INFORMATION Security Information SD Card Registers OCR Register CID Register CSD Register 	Error! Bookmark not defined. Error! Bookmark not defined. 32 32 33 34 34 34
4.4. 4.4. 5 5.1 5.2 5.2. 5.2. 5.2. 5.2.	 AC Characteristics (High Speed) AC Characteristics (Ultra High Speed; UHS104) CARD INTERNAL INFORMATION Security Information SD Card Registers OCR Register CID Register CSD Register AC CID Register AC CA Register 	Error! Bookmark not defined. Error! Bookmark not defined. 32 32 33 34 34 34 36
4.4. 4.4. 5 5.1 5.2 5.2. 5.2. 5.2.	 AC Characteristics (High Speed) AC Characteristics (Ultra High Speed; UHS104) CARD INTERNAL INFORMATION Security Information SD Card Registers OCR Register CID Register CSD Register AC SD Register SD Register SDR Register DSR Register 	Error! Bookmark not defined. Error! Bookmark not defined. 32 32 33 34 34 34
4.4. 4.4. 5 5.1 5.2 5.2. 5.2. 5.2. 5.2. 5.2. 5.2	 AC Characteristics (High Speed) AC Characteristics (Ultra High Speed; UHS104) CARD INTERNAL INFORMATION Security Information SD Card Registers OCR Register CID Register CSD Register AC SD Register SD Register SCR Register SCR Register 	Error! Bookmark not defined. Error! Bookmark not defined. 32 32 33 34 34 34 36 36
4.4. 4.4. 5 5.1 5.2 5.2. 5.2. 5.2. 5.2. 5.2. 5.2	 AC Characteristics (High Speed) AC Characteristics (Ultra High Speed; UHS104) CARD INTERNAL INFORMATION Security Information SD Card Registers OCR Register CID Register CSD Register CSD Register SCR Register SCR Register SCR Register Card Status SD Status 	Error! Bookmark not defined. Error! Bookmark not defined. 32 32 33 34 34 36 36 36 36 38
4.4. 4.4. 5 5.1 5.2 5.2. 5.2. 5.2. 5.2. 5.2. 5.2	 AC Characteristics (High Speed) AC Characteristics (Ultra High Speed; UHS104) CARD INTERNAL INFORMATION Security Information SD Card Registers OCR Register CID Register CSD Register CSD Register SCR Register SCR Register SCR Register Card Status SD Status 	Error! Bookmark not defined. Error! Bookmark not defined. 32 32 33 34 34 36 36 36 36 36 36
4.4. 4.4. 5 5.1 5.2 5.2. 5.2. 5.2. 5.2. 5.2. 5.2	 AC Characteristics (High Speed) AC Characteristics (Ultra High Speed; UHS104) CARD INTERNAL INFORMATION Security Information SD Card Registers OCR Register CID Register CSD Register AC A Register DSR Register SCR Register SCR Register SD Status Switch Function Status Logical Format 	Error! Bookmark not defined. Error! Bookmark not defined. 32 32 33 34 34 34 36 36 36 36 36 36 36 38 39
4.4. 4.4. 5 5.1 5.2 5.2. 5.2. 5.2. 5.2. 5.2. 5.2	 AC Characteristics (High Speed) AC Characteristics (Ultra High Speed; UHS104) CARD INTERNAL INFORMATION Security Information SD Card Registers OCR Register CID Register CSD Register CSD Register SDR Register SCR Register SD SR Register SD Status Switch Function Status Logical Format SD card Capacities 	Error! Bookmark not defined. Error! Bookmark not defined. 32 32 33 34 34 34 36 36 36 36 36 36 36 36 36 36 36 36 36
4.4. 4.4. 5 5.1 5.2 5.2. 5.2. 5.2. 5.2. 5.2. 5.2	 AC Characteristics (High Speed) AC Characteristics (Ultra High Speed; UHS104) CARD INTERNAL INFORMATION Security Information SD Card Registers OCR Register CID Register CSD Register CSD Register SD Card Specific Contemporation SD Card Status SD Status SW Switch Function Status Logical Format SD card Capacities SD card System Information 	Error! Bookmark not defined. Error! Bookmark not defined. 32 32 33 34 34 34 36 36 36 36 36 36 36 38 39

Datasheet: PSSD3xxxxCxxxxxE

	5.3.4 5.3.5	Data of the logical format of a 64GB Card Data of the logical format of a 32GB Card	41 41
6	SD	SPECIFICATION COMPLIANCE	41
7	RE	LIABILITY GUIDANCE	42
8	SD	CARD MECHANICAL DIMENSIONS	44

Table of Tables

Table 1-1: Features	
Table 4-1: SD Card Pin Assignment	11
Table 4-2: SD Mode Command Set (+ = Implemented, - = Not Implemented, -	nented) 13
Table 4-3: SPI Mode Command Set (+ = Implemented, - = Not Implei	mented) 16
Table 4-4:S18R and S18A Combinations	20
Table 4-5: Absolute Maximum Conditions	22
Table 4-6: DC Characteristics	23
Table 4-7: Bus Operating Conditions - Signal Line's Load	Error! Bookmark not defined.
Table 4-8: Threshold Level 1.8V Signaling	Error! Bookmark not defined.
Table 4-9: Threshold Level 1.8V Signaling	_ Error! Bookmark not defined.
Table 4-10: Bus Timing - Parameters Values (Default Speed)	_ Error! Bookmark not defined.
Table 4-11: Bus Timing - Parameters Values (High Speed)	Error! Bookmark not defined.
Table 4-12: Clock Signal Timing of SDR104, SDR50, SDR25, SDR12	28
Table 4-13: Clock input Timing of SDR104, SDR50, SDR25, SDR12	29
Table 4-14: Output Timing of Fixed Data Window (SDR50, SDR25, SDF	R12)29
Table 4-15: Output Timing of Variable Data Window (SDR104)	30
Table 4-16: Clock Signal Timing of DDR50	31
Table 4-17: BUS Timings – Parameters Values (DDR50 mode)	31
Table 5-1: SD card Registers	33
Table 5-2: OCR register definition	33
Table 5-3: CID register	34
Table 5-4: CSD register	
Table 5-5: The SCR Fields	36
Table 5-6: Card Status	36
Table 5-7: SD Status	
Table 5-8: Switch Function Status	39
Table 5-9: SD Card capacities	41
Table 5-10: SD Card System information	41

Table of Figures

Figure 1-1: Top View	
Figure 3-1: Write Protect Tab Polarity (Front View)	10
Figure 4-1: SD Card Pin Assignment (Back view of the Card)	11
Figure 4-2: Bus Connection Diagram (SD Mode)	13
Figure 4-3: Bus Connection Diagram (SPI Mode)	16
Figure 4-4: UHS-I Host Initialization Flow Chart	18
Figure 4-5: ACMD41 Timing Followed by Signal Voltage Switch Sequence	19
Figure 4-6: Signal Voltage Switch Sequence	21
Figure 4-7: SD Card Connection Diagram	22
Figure 4-8: Card Input Timing (Default Speed Mode)	Error! Bookmark not defined.
Figure 4-9: Card Output Timing (Default Speed Mode)	Error! Bookmark not defined.
Figure 4-10: Card Input Timing (High Speed Card)	Error! Bookmark not defined.
Figure 4-11: Card Output Timing (High Speed Card)	Error! Bookmark not defined.
Figure 4-12: Clock Signal Timing	Error! Bookmark not defined.
Figure 4-13: Clock Input Timing	28
Figure 4-14: Output Timing of Fixed Window	29
Figure 4-15: Output Timing of Variable Window	30
Figure 4-16: Clock Signal Timing	30
Figure 4-17: Timing Diagram DAT Inputs/Outputs Referenced to CLK in D	DR50 Mode 31

1 Introduction

This data sheet describes the specifications of the SDHC Card, a Memory Card of Small and Thin with SDMI compliant Security method. (SDMI: Secure Digital Music Initiative) Contents in the Card can be protected by CPRM based security. This contents security can be accomplished by SDHC Card, host, and security application software combinations.

1.1 FEATURES

Table 1-1: Features

Media Format				
SD Memory Card Standard	Compliant with the SD Memory Card Standard Ver. 4.20 SD Security Specification Ver.3.00 Compliant (CPRM Based) *CPRM: Contents Protection for Recording Media			
Security Functions Specification SD File System Specification Ver.3.00 Compliant SDHC Logical Format DOS-FAT32				
Electrical Features				
Operating Voltage SD Interface	VDD = 2.7V(min), 3.3V(Typ), 3.6V(max) SD Card Interface (SD: 4 or 1bit) SPI Mode Compatible Compliant with the SD Physical layer Ver. 4.20			
Physical Features				
Physical Package size /Mass	L: 32, W: 24, T: 2.1 (mm), Weight: 2g (typ.) SD Physical Layer Specification Ver.4.20 Compliant Case Material PC+ABS			
Durability	Compliant with SD Physical Layer Specification Ver.4.20 and Standard Size SD Card Mechanical Addendum Version 4.20.			
RoHS	Compliant with RoHS regulations (DIRECTIVE 2002/95/EU)			

Datasheet: PSSD3xxxxCxxxxxE




Figure 1-1: Top View

2 SD Card Standards Compatibility

This SD Memory Card Specification is compliant with:

- PHYSICAL LAYER SPECIFICATION Ver.4.20 (Part1) (Except for Mechanical Specification)
- FILE SYSTEM SPECIFICATION Ver.3.00. (Part2)
- SECURITY SPECIFICATION Ver.3.00. (Part3)
- Standard Size SD Card Mechanical Addendum Version 4.10

Physical Characteristics 3

3.1 Environmental Characteristics

The standard Operation Conditions are:

	Absolute Maximum Temperature Range Humidity less than RH = 95 %, Non condensed	Ta = -25 to +85°C Ta = 25°C	
e s	tandard Storage Conditions are:		

The

Maximum Temperature Range: Tstg = -40 to $+85^{\circ}C$ Humidity less than RH = 93%, Non condensed $Ta = 40^{\circ}C$ •

3.2 Physical Characteristics

Mechanical Write Protect Switch

A mechanical sliding tab on the side of the card can be used as a write protect switch. The host system shall be responsible for this function.

The card is in a "Write Protected" status when the tab is located on the "Lock " position. The host system shall not write nor format the card in this status.

The card is in "Write Enabled" status when the tab is moved to the opposite position (Un-Lock). (Please refer the figures below for the tab polarity.)

Please slide the tab until a dead end (stopped position). The tab is set on the "Write Enabled" position when it is shipped.





Figure 3-1: Write Protect Tab Polarity (Front View)

4 Electrical Interface

4.1 Pin Assignment

The table below describes the pin assignment of the SDHC card. The following figure describes the pin assignment of the SDHC card. Please refer the detail descriptions by SD Card Physical Layer Specification.

Datasheet: PSSD3xxxxCxxxxE





		SD Mode				Mode
Pin	Name	Ю Туре	Description	Name	Ю Туре	Description
1	CD/ DAT3	I/O/ PP	Card Detect/ Data Line[Bit3]	CS	I	Chip Select (Negative True)
2	CMD	PP	Command/Response	DI	I	Data In
3	Vss1	S	Ground	Vss	S	Ground
4	Vdd	S	Supply Voltage	Vdd	S	Supply Voltage
5	CLK	I	Clock	SCLK	I	Clock
6	Vss2	S	Ground	Vss2	S	Ground
7	DAT0	I/O/PP	Data Line[Bit0]	DO	O/PP	Data Out
8	DAT1	I/O/PP	Data Line[Bit1]	RSV	-	Reserved(*)
9	DAT2	I/O/PP	Data Line[Bit2]	RSV	-	Reserved(*)

Table 4-1: SD Card Pin Assignment

Notes:

S: Power Supply

I: Input

O: Output using push-pull drivers

PP: I/O using push-pull drivers

(*) These signals should be pulled up by host side with 10-100k ohm resistance in the SPI Mode.

4.2 SD Card Bus Topology

The device supports two alternative communication protocols: SD and SPI Bus Mode. It is as same as standard SD memory card. Host System can choose either one of modes. Same Data of the device can read and write by both modes. SD Mode allows the 4-bit high performance data transfer. SPI Mode allows easy and common interface for SPI channel. The disadvantage of this mode is loss of performance, relatively to the SD mode.

4.2.1 SD Bus Mode protocol

The SD bus allows the dynamic configuration of the number of data line from 1 to 4 Bidirectional data signal. After power up by default, the Device will use only DATO. After initialization, host can change the bus width. Multiplied SD cards connections are available to the host. Common VDD, VSS and CLK signal connections are available in the multiple connections. However, Command, Respond and Data lined (DAT0-DAT3) shall be divided for each card from host. This feature allows easy tradeoff between hardware cost and system performance. Communication over the SD bus is based on command and data bit stream initiated by a start bit and terminated by stop bit.

Command:


Commands are transferred serially on the CMD line. A command is a token to starts an operation from host to the card. Commands are sent to an addressed single card (addressed Command) or to all connected cards (Broad cast command).

Response:

Responses are transferred serially on the CMD line. A response is a token to answer to a previous received command. Responses are sent from an addressed single card or from all connected cards.

Data:

Data can be transfer from the card to the host or vice versa. Data is transferred via the data lines.





CLK	Host card Clock signal
CMD	Bi-directional Command/ Response Signal
DAT0 - DAT3	4 Bi-directional data signal
VDD	Power supply
VSS	GND

Table 4-2: SD Mode Command Set ((+ =	Implemented	, -	= Not Implemented))
----------------------------------	------	-------------	-----	--------------------	---

CMD Index	Abbreviation	Implementation	Note
CMD0	GO_IDLE_STATE	+	
CMD2	ALL_SEND_CID	+	
CMD3	SEND_RELATIVE_ADDR	+	
CMD4	SET_DSR	-	DSR Register is not implemented.
CMD6	SWITCH_FUNC	+	
CMD7	SELECT/DESELECT_CARD	+	
CMD8	SEND_IF_COND	+	
CMD9	SEND_CSD	+	
CMD10	SEND_CID	+	
CMD11	VOLTAGE_SWITCH	+	UHS-I mode

Datasheet: PSSD3xxxxCxxxxxE

CMD Index	Abbreviation	Implementation	Note
CMD12	STOP_TRANSMISSION	+	
CMD13	SEND_STATUS	+	
CMD15	GO_INACTIVE_STATE	+	
CMD16	SET_BLOCKLEN	+	
CMD17	READ_SINGLE_BLOCK	+	
CMD18	READ_MULTIPLE_BLOCK	+	
CMD19	SEND_TUNING_PATTERN	+	UHS-I mode
CMD20	SPEED_CLASS_CONTROL	+	For SDHC/SDXC
CMD23	SET_BLOCK_COUNT	+	
CMD24	WRITE_BLOCK	+	
CMD25	WRITE_MULTIPLE_BLOCK	+	
CMD26	Reserved for Manufacturer	+	
CMD27	PROGRAM_CSD	+	
CMD28	SET_WRITE_PROT	-	
CMD29	CLR_WRITE_PROT	-	Internal Write Protection is not implemented.
CMD30	SEND_WRITE_PROT	-	
	ERASE_WR_BLK_START	+	
CMD33	ERASE_WR_BLK_END	+	
CMD38	ERASE	+	
CMD42	LOCK_UNLOCK	+	
	APP_CMD	+	
	GEN_CMD	+	This command is not specified.
	Reserved for Manufacturer	+	
CMD61	Reserved for Manufacturer	+	
	Reserved for Manufacturer	+	
	SET_BUS_WIDTH	+	
	SD_STATUS	+	
	SEND_NUM_WR_BLOCKS	+	
ACMD23	SET_WR_BLK_ERASE_COUNT	+	
	SD_APP_OP_COND	+	
	SET_CLR_CARD_DETECT	+	
	SEND_SCR	+	
	SECURE_READ_MULTI_BLOCK	+	
	SECURE_WRITE_MULTI_BLOCK	+	
	SECURE_WRITE_MKB	+	
	SECURE_ERASE	+	
	GET_MKB	+	
	GET_MID	+	
	SET_CER_RN1	+	
	GET_CER_RN2	+	
	SET_CER_RES2	+	
	GET_CER_RES1	+	
	CHANGE_SECURE_AREA	+	
Notes:			

Datasheet: PSSD3xxxxCxxxxxE


- CMD28, 29 and CMD30 are optional commands.
- CMD4 is not implemented because DSR register (Optional Register) is not implemented.
- CMD56 is a vender specific command which is not defined in the standard card.

6.2.2 SPI Bus mode Protocol

The SPI bus allows 1 bit Data line by 2-chanel (Data In and Out). The SPI compatible mode allows the MMC Host systems to use SD card with little change. The SPI bus mode protocol is byte transfers. All the data token are multiples of the bytes (8-bit) and always byte aligned to the CS signal.

The advantage of the SPI mode is reducing the host design effort. Especially, the MMC host can be modified with little change. The disadvantage of the SPI mode is the loss of performance versus SD mode.

Caution: Please use SD Card Specification. DO NOT use MMC Specification. (For example, initialization is achieved by ACMD41, and be careful to Register. Register definition is different, especially CSD Register.)



CS	Card Select Signal
CLK	Host card Clock signal
CMD	Bi-directional Command/ Response Signal
Detailst	

DataIN	Host to card data line
DataOUT	Host to card data line
VDD	Power supply
VSS	GND

Table 4-3: SPI Mode Command Set (+ = Implemented, - = Not Implemented)

CMD Index	Abbreviation	Implementation	Note
CMD0	GO_IDLE_STATE	+	
CMD1	SEND_OP_COND	+	Note: DO NOT USE (See UHS-I Host Initialization Flow Chart and the section called "Efficient Data Writing to SD Memory Card"
CMD6	SWITCH_FUNC	+	
CMD8	SEND_IF_COND	+	
CMD9	SEND_CSD	+	
CMD10	SEND_CID	+	
CMD12	STOP_TRANSMISSION	+	

Datasheet: PSSD3xxxxCxxxxxE

CMD Index	Abbreviation	Implementation	Note
CMD13	SEND_STATUS	+	
CMD16	SET_BLOCKLEN	+	
CMD17	READ_SINGLE_BLOCK	+	
CMD18	READ_MULTIPLE_BLOCK	+	
CMD24	WRITE_BLOCK	+	
CMD25	WRITE_MULTIPLE_BLOCK	+	
CMD26	Reserved for Manufacturer	+	
CMD27	PROGRAM_CSD	+	
CMD28	SET_WRITE_PROT	-	
CMD29	CLR_WRITE_PROT	-	Internal Write Protection is not implemented.
CMD30	SEND_WRITE_PROT	-	
CMD32	ERASE_WR_BLK_START	+	
CMD33	ERASE_WR_BLK_END	+	
CMD38	ERASE	+	
CMD42	LOCK UNLOCK	+	
CMD55	APP_CMD	+	
	GEN CMD	+	This command is not specified.
	READ OCR	+	
CMD59	 CRC_ON_OFF	+	
	Reserved for Manufacturer	+	
ACMD13	SD_STATUS	+	
	SEND_NUM_WR_BLOCKS	+	
	SET_WR_BLK_ERASE_COUNT	+	
	SD_APP_OP_COND	+	
	SET CLR CARD DETECT	+	
	SEND_SCR	+	
	SECURE_READ_MULTI_BLOCK	+	
	SECURE_WRITE_MULTI_BLOCK	+	
	SECURE WRITE MKB	+	
	SECURE ERASE	+	
	 GET_MKB	+	
	GET MID	+	
	SET_CER_RN1	+	
	GET_CER_RN2	+	
	SET CER RES2	+	
	GET CER RES1	+	
	CHANGE SECURE AREA	+	
Notes:			

Notes:

• CMD28, CMD29 and CMD30 are optional commands.

• CMD56 is a vender specific command which is not defined in the standard card.

4.3 SDHC Card Initialization

The flow chart for UHS-I hosts and the sequence of commands to perform a signal voltage switch is shown below. Red and yellow boxes are new procedures to initialize the UHS-I card.




Figure 4-4: UHS-I Host Initialization Flow Chart

Datasheet: PSSD3xxxxCxxxxxE




Figure 4-5: ACMD41 Timing Followed by Signal Voltage Switch Sequence

1) POWER ON: Supply Voltage for initialization.

Host System applies the perating Voltage to the card. Apply more than 74 cycles of Dummy-clock to the SD card.

2) Select operation mode (SD mode or SPI mode)

In the case of SPI mode operation, the host should drive pin 1 (CD/DAT3) of the SD Card I/F to a "Low" level. Then, issue CMD0. In the case of SD mode operation, the host should drive or detect pin 1 of the SD Card I/F (Pull up register of pin 1 is pull up to "High" normally). The card maintains selected operation mode except re-issue of CMD0 or power on below is SD mode initialization procedure.

3) Send Interface condition command (CMD8).

When the card is in the Idle state, the host shall issue CMD8 before ACMD41. In the argument, 'voltage supplied' is set to the host supply voltage and 'check pattern' is set to any 8-bit pattern. The card that accepted the supplied voltage returns R7 response. In the response, the card echoes back both the voltage range and check pattern set in the argument. If the card does not support the host supply voltage, it shall not return response and stays in the Idle state.

4) Send initialization command (ACMD41).

When the signaling level is 3.3V, the host repeats an issue ACMD41 with HCS=1 and S18R=1 until the response indicates ready. The argument (HCS and S18R) of the first ACMD41 is effective but the all the following ACMD41 should be issued with the same argument. If Bit 31 indicates ready, the host needs to check CCS and S18A. The card indicates S18A=0, which means that the voltage switch is not allowed and the host needs to use the current signaling level.

Table 4-4:S18R and S18A Combinations

Current Signaling Level	18R	S18A	Comment
	0	0	1.8V signaling is not requested
3.3V	1	0	The card does not support 1.8V signaling
	1	1	Start signal voltage switch sequence
1.8V	Х	0	Already switched to 1.8V

5) Send voltage switch command (CMD11)

S18A=1 means that the voltage switch is allowed and host issues CMD11 to invoke voltage switch sequence. By receiving CMD11, the card returns R1 response and start voltage switch sequence. No response of CMD11 means that S18A was 0 and therefore the host should not have sent CMD11. Completion of voltage switch sequence is checked by high level of DAT[3:0]. Any bit of DAT[3:0] can be checked depends on ability of the host. The card enters UHS-I mode and card input and output timings are changed (SDR12 in default) when the voltage switch sequence is completed successfully.

6) Send ALL SEND CID command (CMD2) and get the Card ID (CID)

7) Send SEND RELATIVE ADDR (CMD3) and get the RCA.

RCA value is randomly changed by access, not equal zero.

8) Send SELECT / DESELECT CARD command (CMD7) and move to the transfer state. When entering tran state, CARD_IS_LOCKED status in the R1 response should be checked (it is indicated in the response of CMD7). If the CARD_IS_LOCKED status is set to 1 in the response of CMD7, CMD42 is required before ACMD6 tounlock the card. (If the card is locked, CMD42 is required to unlock the card.) If the card is unlocked, CMD42 can be skipped.

9) Send SET BUS WIDTH command (ACMD6).

UHS-I supports only 4-bit mode. Host shall select 4-bit mode by ACMD6. If the card is locked, host needs to unlock the card by CMD42 in 1-bit mode and then needs to issue ACMD6 to change 4-bit bus mode. Operating in 1-bit mode is not assured.

10) Set driver strength.

CMD6 mode 0 is used to query which functions the card supports, and to identify the maximum current consumption of the card under the selected functions. In case of UHS-I card, appropriate driver strength (default is Type-B buffer) is selected by CMD6 Function Group 3.

11) Set UHS-I mode current limit.

- UHS-I modes (Bus Speed Mode) is selected by CMD6 Function Group
- 1. Current limit is selected by CMD6 Function Group 4.

Note:

Function Group 4 is defined as Current Limit switch for SDR50, SDR104, DDR50. The Current Limit does not act on the card in SDR12 and SDR25. The default value of the Current Limit is 200mA (minimum setting). Then after selecting one of SDR50, SDR104, DDR50 mode by

Datasheet: PSSD3xxxxCxxxxxE

Function Group 1, host needs to change the Current Limit to enable the card to operate in higher performance. This value is determined by a host power supply capability to the card, heat release method taken by a host and the maximum current of a connector.

12) Tuning of sampling point


CMD19 sends a tuning block to the host to determine sampling point. In SDR50, SDR104 and DDR50 modes, if tuning of sampling point is required, CMD19 is repeatedly issued until tuning is completed. Then the Host can access the Data between the SD card as a storage device.

Application Notes:

1.The host shall set ACMD41 timeout to more than 1 second to abort repeat of issuing ACMD41 when the card does not indicate ready. The timeout count starts from the first ACMD41 which is set voltage window in the argument.

2.Once the signal voltage is switched to 1.8V, the card continues 1.8V signaling regardless of CMD0. Power cycle resets the signal voltage to 3.3V. After switching 1.8V singling, the card cannot be changed to SPI mode.

3.Timing to Switch Signal Voltage To change signaling level at the same time between host and card, signal voltage switch sequence is invoked by CMD11 as shown in the figure below. CMD11 is issued only when S18A=1 in the response of ACMD41.





Steps that the host takes to start a voltage switch sequence.

- 1. The host issues CMD11 to start voltage switch sequence.
- 2. The card returns R1 response.
- 3. The card drives CMD and DAT[3:0] to "low" immediately after the response.
- 4. The host stops supplying SDCLK. The card shall start switching voltage after host stops SDCLK. The time to stop SDCLK is not specified. The host can detect whether the sequence starts by checking signal level of either one of CMD, DAT[3:0]. What signal should be checked will depend on the ability of the host. If low level is not detected, the host should abort the sequence and execute power cycle.
- 5. 1.8V output of voltage regulator in card shall be stable within 5ms. The Host keeps SDCLK low at least 5ms. This means that 5ms is the maximum for the card and the minimum for the host.
- 6. After 5ms from (step 4) and host voltage regulator is stable, the host starts providing SDCLK at 1.8V.

Datasheet: PSSD3xxxxCxxxxxE

The card can check whether SDCLK voltage is 1.8V.

- 7. By detecting SDCLK, the card drives CMD to high at 1.8V for at least one clock and then stops driving (tri-state). CMD is triggered by rising edge of SDCLK (SDR timing).
- 8. The card can check whether host drives CMD to 1.8V through the host pull-up resister.
- 9. If switching to 1.8V signaling is completed successfully, the card drives DAT[3:0] to high at 1.8V at least one clock and then stop driving (tri-state). DAT[3:0] is triggered by rising edge of SDCLK (SDR timing). DAT[3:0] shall be high within 1ms from start of providing SDCLK. Host check whether DAT[3:0] is high after 1ms from supplying SDCLK. This means that 1ms is the maximum for the card and the minimum for the host.

4.4 Electrical Characteristics




Figure 4-7: SD Card Connection Diagram

4.4.1 Absolute Maximum Conditions

Table 4-5: Absolute Maximum Conditions

ltem	Symbol	Value	Unit
Supply Voltage	Vdd	-0.3 to 3.9	V
Input Voltage	Vin	-0.3 to Vɒɒ+0.3 (≤3.9)	V

Datasheet: PSSD3xxxxCxxxxxE

4.4.2 DC Characteristics

Table 4-6: DC Characteristics Threshold level for High Voltage Range)

ltem		Symbol	Condition	MIN.	Тур.	MAX.	Unit	Note
Supply Vol	tage	VDD	-	2.7	-	3.6	V	
Input Voltage	High Level	VIH	-	VDD* 0.625	-	VDD+0.3	V	
1	Low Level	VIL	-	VSS- 0.3	-	VDD*0.25	V	
OutputVoltage	High Level	VOH	VDD = Min IOH = -2mA	VDD* 0.75	-	-	V	
, , , , , , , , , , , , , , , , , , , ,	Low Level	VOL	VDD = Min IOL= 2mA	-	-	VDD*0.125	V	
Input Voltage Se	etupTime	Vrs	-	-	-	250	ms	From 0V to VDDMIn

Table 4-7: Peak Voltage and Leakage Current

Parameter	Symbol	Min	Max.	Unit	Remarks
Peak voltage on all lines		-0.3	VDD+0.3	V	
All Inputs					
Input Leakage Current		-10	10	uA	
All Outputs					
Output Leakage Current		-10	10	uA	

Table 4-8: DC Characteristics (Threshold level for 1.8V signaling)

lte	em	Symbol	MIN.	MAX.	Unit	Condition
Supply	Voltage	VDD	2.7	3.6	V	
Regulato	Regulator Voltage		1.7	1.95	v	Generated by VDD
Input	High Level	VIH	1.27	2.00	V	
Voltage	Low Level	VIL	Vss-0.3	0.58	V	
Output	High Level	VOH	1.4	-	V	IOH=2mA
Voltage	Low Level	VOL	-	0.45	V	IOL=2mA

Datasheet: PSSD3xxxxCxxxxxE

Table 4-9: Input Leakage Current for 1.8V Signaling

Parameter	Symbol	Min	Max.	Unit	Remarks
Input Leakage Current		-2	2	uA	DAT3 pull-up is disconnected

Table 4-10: Power Consumption

Item	Symbol	Condition	MIN.	Тур.	MAX.	Unit	Note
Standby Current	ICCS	3.6V Clock Stop	-	-	950	uA	@25 deg C
		CurrentLimit=400mA VDD = 3.6V	-	-	300		
Operation Current(peak)	ICCOP1 *1)	Current Limit=200mA VDD = 3.6V	-	-	300	mA	@25 deg C
		(HS or DS),VDD = 3.6V			300		
		Current Limit=400mA VDD = 3.6V			250		
Operation		Current Limit=200mA VDD = 3.6V			200	mA	@25 deg C
Current(average)		SDR25 or HS VDD = 3.6V			200	ША	@20 deg C
		SDR12 or DS, VDD = 3.6V			100		
Input Voltage SetupTime	Vrs	-	-	-	250	ms	From 0V to VDDMIn


*1) Peak Current: RMS value over a 10usec period *2) Average Current : value over 1 sec period.

Datasheet: PSSD3xxxxCxxxxxE

Table 4-11: Signal Capacitance

Item	Symbol	Min.	Max.	Unit	Note
Pull up Resistance	RCMD RDAT	10	100	kΩ	
Total bus capacitance for each signal line	CL	_	40	pF	1 cardCноsт+Cв∪s≦30pF
Card capacitance for signal pin	CCARD	_	10	pF	
Pull up Resistance inside card (pin1)	RDAT3	10	90	kΩ	
Capacity Connected to Power line	CC	—	5	pF	

Note: WP pull-up (Rwp) Value is depend on the Host Interface drive circuit.



4.4.3 AC Characteristics (Default Speed)

Figure 4-8: AC Timing Diagram (Default Speed Mode)

Datasheet: PSSD3xxxxCxxxxxE