mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





A RF, Optical, Microelectronics and Memory Company

US Headquarters 2950 Red Hill Ave, Costa Mesa California, USA 92626 Office: 714.913.2200 Fax: 714.913.2202 www.vikingtechnology.com

Datasheet for: SDHC/SDXC UHS104 microSD Cards

PSUSDxxxxCxxxxxC

microSD Cards for Client Applications

Legal Information

Copyright© 2017 Sanmina Corporation. All rights reserved. The information in this document is proprietary and confidential to Sanmina Corporation. No part of this document may be reproduced in any form or by any means or used to make any derivative work (such as translation, transformation, or adaptation) without written permission from Sanmina. Sanmina reserves the right to revise this documentation and to make changes in content from time to time without obligation on the part of Sanmina to provide notification of such revision or change.

Sanmina provides this documentation without warranty, term or condition of any kind, either expressed or implied, including, but not limited to, expressed and implied warranties of merchantability, fitness for a particular purpose, and non-infringement. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness, and no representations or warranties of accuracy or completeness are made. In no event will Sanmina be liable for damages arising directly or indirectly from any use of or reliance upon the information contained in this document. Sanmina may make improvements or changes in the product(s) and/or the program(s) described in this documentation at any time.

Sanmina, Viking Technology, Viking Modular Solutions, and the Viking logo are trademarks of Sanmina Corporation. Other company, product or service names mentioned herein may be trademarks or service marks of their respective owners.

Revision History

Date	Revision	Description	Checked by
3/31/17	А	Revised format	

Datasheet: PSUSDxxxxCxxxxxC

Revision A | April 3, 2017

Ordering Information for the SDHC/SDXC UHS104 microSD Cards

VikingPart#	Interface	Temp	GB	Client/Ent	NAND
VTUSD032GCCBMTLC	microSD Card	(-25 to+85'c)	32GB (SDHC)	Client	TSB 15nm MLC
VTUSD064GCCAMTLC	microSD Card	(-25 to+85'c)	64GB (SDXC)	Client	TSB 15nm MLC
VTUSD128GCCZMTLC	microSD Card	(-25 to+85'c)	128GB (SDXC)	Client	TSB 15nm MLC

Notes:

1. Contact Viking for availability date

2. The lowercase letters x,y and z are wildcard characters that indicate product or customer specific information

Refer to the Viking part number coversheet or PN decoder for details.
 Based on FLASH Exceria Pro SD 3.0 Toshiba MLC NAND SDHC, XC, UHS- I/U3, class10

Table of Contents

1	INTRODUCTION	8
1.1	FEATURES	8
2	MICROSD CARD STANDARDS COMPATIBILITY	9
3	PHYSICAL CHARACTERISTICS	9
3.1	Package Characteristics	9
3.2	Environmental Characteristics	9
3.3	Physical Characteristics	11
4	ELECTRICAL INTERFACE	11
4.1	Pin Assignment	11
4.2 4.2.	microSD Card Bus Topology 1 SD Bus Mode protocol	12 12
4.3	Initialization	18
4.4. 4.4.	Electrical Characteristics1Absolute Maximum Conditions2DC Characteristics3AC Characteristics (Default Speed)4AC Characteristics (High Speed)5AC Characteristics (Ultra High Speed; UHS104)	22 23 26 28 29
5	CARD INTERNAL INFORMATION	34
5.1	Security Information	34
5.2 5.2. 5.2. 5.2. 5.2. 5.2. 5.2. 5.2.	 2 CID Register 3 CSD Register 4 RCA Register 5 DSR Register 6 SCR Register 7 Card Status 8 SD Status 	34 35 36 38 38 38 38 38 40 41
5.3 5.3.	Logical Format 1 microSD card Capacities	42 43

5	5.3.2 5.3.3 5.3.4 5.3.5	microSD card System Information Data of the logical format of a 128GB Card Data of the logical format of a 64GB Card Data of the logical format of a 32GB Card	43 43 43 43
6	S	O SPECIFICATION COMPLIANCE	43
7	R	ELIABILITY GUIDANCE	44
8	М	CROSD CARD MECHANICAL DIMENSIONS	46

Table of Tables

Table 1-1: Features	8
Table 4-1: microSD Card Pin Assignment	0
Table 4-1: Microsof Gald Fin Assignment Table 4-2: SD Mode Command Set (+ = Implemented, - = Not Implemented)	
Table 4-3: SPI Mode Command Set (+ = Implemented, - = Not Implemented)	
Table 4-4:S18R and S18A Combinations	10
Table 4-5: Absolute Maximum Conditions	
Table 4-6: DC Characteristics	22
Table 4-7: Bus Operating Conditions - Signal Line's Load	
Table 4-8: Threshold Level 1.8V Signaling	20
Table 4.0: Threshold Level 1.91/ Signaling	20
Table 4-9. Threshold Level 1.87 Signaling Table 4-10: Bus Timing - Parameters Values (Default Speed)	
Table 4-10: Bus Timing - Parameters Values (Benaut Opeed) Table 4-11: Bus Timing - Parameters Values (High Speed)	28
Table 4-12: Clock Signal Timing of SDR104, SDR50, SDR25, SDR12	20
Table 4-13: Clock input Timing of SDR104, SDR50, SDR25, SDR12	
Table 4-14: Output Timing of Fixed Data Window (SDR50, SDR25, SDR12)	
Table 4-15: Output Timing of Variable Data Window (SDR104)	
Table 4-16: Clock Signal Timing of DDR50	32
Table 4-17: BUS Timings – Parameters Values (DDR50 mode)	
Table 5-1: microSD Card Registers	35
Table 5-2: OCR register definition	35
Table 5-3: CID register	36
Table 5-4: CSD register	36
Table 5-5: The SCR Fields	38
Table 5-6: Card Status	38
Table 5-7: SD Status	40
Table 5-8: Switch Function Status	41
Table 5-9: microSD Card Capacities	43
Table 5-10: microSD Card System Information	43

Table of Figures

Figure 1-1: Top View	9
Figure 4-1: microSD Card Pin Assignment (Back view of the Card)	11
Figure 4-2: Bus Connection Diagram (SD Mode)	13
Figure 4-3: Bus Connection Diagram (SPI Mode)	16
Figure 4-4: UHS-I Host Initialization Flow Chart	18
Figure 4-5: ACMD41 Timing Followed by Signal Voltage Switch Sequence	19
Figure 4-6: Signal Voltage Switch Sequence	21
Figure 4-7: microSD Card Connection Diagram	22
Figure 4-8: Card Input Timing (Default Speed Mode)	26
Figure 4-9: Card Output Timing (Default Speed Mode)	27
Figure 4-10: Card Input Timing (High Speed Card)	28
Figure 4-11: Card Output Timing (High Speed Card)	28
Figure 4-12: Clock Signal Timing	29
Figure 4-13: Clock Input Timing	30
Figure 4-14: Output Timing of Fixed Window	31
Figure 4-15: Output Timing of Variable Window	31
Figure 4-16: Clock Signal Timing	32
Figure 4-17: Timing Diagram DAT Inputs/Outputs Referenced to CLK in DDR50 Mode	33

1 Introduction

This data sheet describes the specifications of the SDHC/SDXC Standard microSD Card with UHS104 SD Bus mode. The SDHC/SDXC microSD Cards are a Memory Card of Small and Thin with SDMI compliant Security method. (SDMI: Secure Digital Music Initiative) Contents in the Card can be protected by CPRM based security. This contents security can be accomplished by SDHC/SDXC Card, host, and security application software combinations.

1.1 FEATURES

Table	1-1:	Features
-------	------	----------

Media Format	
microSD Memory Card Standard	Compliant with the SD Memory Card Standard Ver. 4.20, UHS104
Security Functions	SD Security Specification Ver.2.00 Compliant (CPRM Based) *CPRM: Contents Protection for Recording Media Specification
Logical Format	SD File System Specification Ver.2.00 Compliant SDHC Card = FAT32, SDXC Card = exFAT
Electrical Features	
Operating Voltage	VDD = 2.7V(min), 3.3V(Typ), 3.6V(max)
Operating Current	SDR104 Write : 140mA(max) SDR104 Read : 150mA(max)
SD Interface	DS : Signaling Voltage = 3.3V(Typ), SDCLK = 25MHz HS : Signaling Voltage = 3.3V(Typ), SDCLK = 50MHz
UHS-I Interface	Ultra High Speed: UHS104 : Signaling Voltage = 1.8V(Typ), SDCLK = 208MHz UHS50 : Signaling Voltage = 1.8V(Typ), SDCLK = 100MHz@SDR100 / 50MHz@DDR50 Supported UHS-I bus modes are SDR104, SDR50, DDR50, SDR25, SDR12.
Physical Features	
Physical Package size /Mass	L: 15, W: 11, T: 1 (mm), Weight: 0.3g (typ.) SD Physical Layer Specification Ver.3.01 Compliant
Durability	Compliant with SD Physical Layer Specification Ver.3.01 and microSD Memory Card specification 2.01 Compliant
RoHS	Compliant with RoHS regulations (DIRECTIVE 2011/65/EU)
Performance Features	
Maximum access speed	Sequential Write = 75 MB/s Sequential Read = 95 MB/s
Speed Class	UHS Speed Class = U3 SD Speed Class = C10



Figure 1-1: Top View

2 microSD Card Standards Compatibility

This microSD Memory Card Specification is compliant with:

- PHYSICAL LAYER SPECIFICATION Ver.3.01 (Part1) (Except for Mechanical Specification)
- FILE SYSTEM SPECIFICATION Ver.2.00. (Part2)
- SECURITY SPECIFICATION Ver.2.00. (Part3)
- microSD Card Memory Card Specification Version 2.01

3 Physical Characteristics

3.1 Package Characteristics

- 1. Mold Material: Epoxy Resin+Silicon Dioxide
- 2. Flameproof Grade: V-0(UL94)
- 3. Heatproof Temperature: approx.400 degrees

3.2 Environmental Characteristics

The standard Operation Conditions are:

Absolute Maximum Temperature Range

Humidity less than RH = 95 %, Non condensed

Ta = -25 to +85°C Ta = 25°C

The standard Storage Conditions are:

•

- Maximum Temperature Range:
- Humidity less than RH = 93%, Non condensed

Tstg = -40 to +85°C Ta = 40°C

Datasheet: PSUSDxxxxCxxxxxC

Revision A | April 3, 2017

3.3 Physical Characteristics

1) Hot Insertion or Removal

The microSD Card can be removed or inserted without power off from the host system as described in the SD Physical Layer Specification 6.1

The connector will recognize the Hot Insertion or Removal is defined in the 6.2 of the PHYSICAL LAYER SPECIFICATION.

2) Mechanical Write Protect Switch

The microSD memory Card has no mechanical write protect switch.

4 Electrical Interface

4.1 Pin Assignment

The table below describes the pin assignment of the microSD card. The following figure describes the pin assignment of the microSD card. Please refer to the detail descriptions by SD Card Physical Layer Specification.




Figure 4-1: microSD Card Pin Assignment (Back view of the Card)

	SD Mode			SPI Mode		
Pin	Name	ІО Туре	Description	Name	ІО Туре	Description
1	DAT2	I/O/PP	Data Line[Bit2]	RSV		
2	CD/ DAT3	I/O/ PP	Card Detect/ Data Line[Bit3]	CS	I	Chip Select (Negative True)
3	CMD	PP	Command/Response	DI	I	Data In
4	Vdd	S	Supply Voltage	Vdd	S	Supply Voltage
5	CLK	I	Clock	SCLK	I	Clock
6	Vss	S	Ground	Vss	S	Ground
7	DAT0	I/O/PP	Data Line[Bit0]	DO	O/PP	Data Out
8	DAT1	I/O/PP	Data Line[Bit1]	RSV	-	Reserved(*)

Notes: S: Power Supply I: Input O: Output using push-pull drivers PP: I/O using push-pull drivers (*) These signals should be pulled up by host side with 10-100k ohm resistance in the SPI Mode.

4.2 microSD Card Bus Topology

The device supports two alternative communication protocols: SD and SPI Bus Mode. It is as same as standard microSD memory cards. Host System can choose either one of modes. Same Data of the device can read and write by both modes. SD Mode allows the 4-bit high performance data transfer. SPI Mode allows easy and common interface for SPI channel. The disadvantage of this mode is loss of performance, relatively to the SD mode.

4.2.1 SD Bus Mode protocol

The SD bus allows the dynamic configuration of the number of data line from 1 to 4 Bidirectional data signal. After power up by default, the Device will use only DATO. After initialization, host can change the bus width. Multiplied microSD cards connections are available to the host. Common VDD, VSS and CLK signal connections are available in the multiple connections. However, Command, Respond and Data lined (DAT0-DAT3) shall be divided for each card from host. This feature allows easy tradeoff between hardware cost and system performance. Communication over the SD bus is based on command and data bit stream initiated by a start bit and terminated by stop bit.

Command:


Commands are transferred serially on the CMD line. A command is a token to starts an operation from host to the card. Commands are sent to an addressed single card (addressed Command) or to all connected cards (Broad cast command).

Response:

Responses are transferred serially on the CMD line. A response is a token to answer to a previous received command. Responses are sent from an addressed single card or from all connected cards.

Data:

Data can be transfer from the card to the host or vice versa. Data is transferred via the data lines.





CLK	Host card Clock signal
CMD	Bi-directional Command/ Response Signal
DAT0 - DAT3	4 Bi-directional data signal
VDD	Power supply
VSS	GND

Table 4-2: SD Mode Command Set (+ = Implem	iented, - = Not Implemented)
---	------------------------------

CMD Index	Abbreviation	Implementation	Note
CMD0	GO_IDLE_STATE	+	
CMD2	ALL_SEND_CID	+	
CMD3	SEND_RELATIVE_ADDR	+	
CMD4	SET_DSR	-	DSR Register is not implemented.
CMD6	SWITCH_FUNC	+	
CMD7	SELECT/DESELECT_CARD	+	
CMD8	SEND_IF_COND	+	
CMD9	SEND_CSD	+	
CMD10	SEND_CID	+	
CMD11	VOLTAGE_SWITCH	+	UHS-I mode

CMD Index	Abbreviation	Implementation	Note
CMD12	STOP_TRANSMISSION	+	
CMD13	SEND_STATUS	+	
CMD15	GO_INACTIVE_STATE	+	
CMD16	SET_BLOCKLEN	+	
CMD17	READ_SINGLE_BLOCK	+	
CMD18	READ_MULTIPLE_BLOCK	+	
CMD19	SEND_TUNING_PATTERN	+	UHS-I mode
CMD20	SPEED_CLASS_CONTROL	+	For SDHC/SDXC
CMD23	SET_BLOCK_COUNT	+	
CMD24	WRITE_BLOCK	+	
CMD25	WRITE_MULTIPLE_BLOCK	+	
CMD26	Reserved for Manufacturer	+	
CMD27	PROGRAM_CSD	+	
CMD28	SET_WRITE_PROT	-	
CMD29	CLR_WRITE_PROT	-	Internal Write Protection is not implemented.
CMD30	SEND_WRITE_PROT	-	
CMD32	ERASE_WR_BLK_START	+	
CMD33	ERASE_WR_BLK_END	+	
CMD38	ERASE	+	
CMD42	LOCK_UNLOCK	+	
CMD55	APP_CMD	+	
CMD56	GEN_CMD	+	This command is not specified.
CMD60	Reserved for Manufacturer	+	
CMD61	Reserved for Manufacturer	+	
CMD62	Reserved for Manufacturer	+	
ACMD6	SET_BUS_WIDTH	+	
ACMD13	SD_STATUS	+	
ACMD22	SEND_NUM_WR_BLOCKS	+	
ACMD23	SET_WR_BLK_ERASE_COUNT	+	
	SD_SEND_OP_COND	+	1.8V Signaling and XPC (SDXC Power Control) support
ACMD42	SET_CLR_CARD_DETECT	+	
	SEND_SCR	+	
ACMD18	SECURE_READ_MULTI_BLOCK	+	
	SECURE_WRITE_MULTI_BLOCK	+	
	SECURE_WRITE_MKB	+	
	SECURE_ERASE	+	
	GET_MKB	+	
	GET_MID	+	
	SET_CER_RN1	+	
	GET_CER_RN2	+	
	SET_CER_RES2	+	
	GET_CER_RES1	+	
	CHANGE_SECURE_AREA	-	
Notes:			


- CMD28, 29 and CMD30 are optional commands.
- CMD4 is not implemented because DSR register (Optional Register) is not implemented.
- CMD56 is a vender specific command which is not defined in the standard card.

6.2.2 SPI Bus mode Protocol

The SPI bus allows 1 bit Data line by 2-chanel (Data In and Out). The SPI compatible mode allows the MMC Host systems to use microSD card with little change. The SPI bus mode protocol is byte transfers. All the data token are multiples of the bytes (8-bit) and always byte aligned to the CS signal.

The advantage of the SPI mode is reducing the host design effort. Especially, the MMC host can be modified with little change. The disadvantage of the SPI mode is the loss of performance versus SD mode.

Caution: Please use SD Card Specification. DO NOT use MMC Specification. (For example, initialization is achieved by ACMD41, and be careful to Register. Register definition is different, especially CSD Register.)



CS CLK CMD Datal	N	Card Select Signal Host card Clock signal Bi-directional Command/ Response Signal Host to card data line Host to card data line
Data	JUT	Host to card data line

VDD	Power supply	
VSS	GND	

Table 4-3: SPI Mode Command Set (+ = Implemented, - = Not Implemented)

CMD Index	Abbreviation	Implementation	Note
CMD0	GO_IDLE_STATE	+	
CMD1	SEND_OP_COND	+	NOTICE: DO NOT USE
CMD6	SWITCH_FUNC	+	
CMD8	SEND_IF_COND	+	
CMD9	SEND_CSD	+	
CMD10	SEND_CID	+	
CMD12	STOP_TRANSMISSION	+	
CMD13	SEND_STATUS	+	
CMD16	SET_BLOCKLEN	+	

CMD17 READ_SINGLE_BLOCK + CMD18 READ_MULTIPLE_BLOCK + CMD24 WRITE_BLOCK + CMD25 WRITE_MULTIPLE_BLOCK + CMD25 WRITE_MULTIPLE_BLOCK + CMD26 Reserved for Manufacturer + CMD27 PROGRAM_CSD + CMD28 SET_WRITE_PROT - CMD30 SEND_WRITE_PROT - CMD31 ERASE_WR_BLK_START + CMD32 ERASE_WR_BLK_END + CMD33 ERASE_WR_BLK_END + CMD34 LOCK_UNLOCK + CMD55 APP_CMD + CMD56 GEN_CMD + This command is not specified. CMD58 READ_OCR + CMD59 CRC_ON_OFF + CMD50 Reserved for Manufacturer + ACMD41 SD_STATUS + ACMD42 SET_W R BLK_ERASE_COUNT + A	CMD Index	Abbreviation	Implementation	Note
CMD24WRITE_BLOCK+CMD25WRITE_MULTIPLE_BLOCK+CMD26Reserved for Manufacturer+CMD27PROGRAM_CSD+CMD28SET_WRITE_PROT-CMD29CLR_WRITE_PROT-CMD30SEND_WRITE_PROT-CMD31ERASE_WR_BLK_START+CMD32ERASE_WR_BLK_START+CMD33ERASE_WR_BLK_START+CMD34ERASE+CMD35GEN_CMD+CMD42LOCK_UNLOCK+CMD56GEN_CMD+CMD57APP_CMD+CMD58READ_OCR+CMD59RC_ON_OFF+CMD30SD_STATUS+ACMD21SD_STATUS+ACMD22SEND_NUM_WR_BLOCKS+ACMD24SET_WR_BLK_ERASE_COUNT+ACMD41SD_SEND_OP_COND+ACMD41SD_SENA_DUP_COND+ACMD25SECURE_READ_MULT_BLOCK+ACMD26SECURE_READ_MULT_BLOCK+ACMD27SECURE_READ_MULT_BLOCK+ACMD28SECURE_READ_MULT_BLOCK+ACMD26SECURE_READ_MULT_BLOCK+ACMD26SECURE_RASE+ACMD27SECURE_RASE+ACMD28SECURE_RASE+ACMD29SECURE_RASE+ACMD240SECURE_RASE+ACMD240SECURE_RASE+ACMD240SET_CER_RN2+ACMD240SET_CER_RN2+ <td>CMD17</td> <td>READ_SINGLE_BLOCK</td> <td>+</td> <td></td>	CMD17	READ_SINGLE_BLOCK	+	
CMD25WRITE_MULTIPLE_BLOCK+CMD26Reserved for Manufacturer+CMD27PROGRAM_CSD+CMD28SET_WRITE_PROT-CMD29SEN_WRITE_PROT-CMD30SEND_WRITE_PROT-CMD32ERASE_WR_BLK_START+CMD33ERASE_WR_BLK_START+CMD34ERASE+CMD35GEN_CMD+CMD36GEN_CMD+CMD37GEN_CMD+CMD42LOCK_UNLOCK+CMD56GEN_CMD+CMD57GEN_CMD+CMD58READ_OCR+CMD59RCQ_ON_OFF+CMD60Reserved for Manufacturer+ACMD13SD_STATUS+ACMD23SET_WR_BLK_ERASE_COUNT+ACMD24SET_URR_BLACKS+ACMD24SET_URR_BLK_ERASE_COUNT+ACMD24SECURE_READ_MULT_BLOCK+ACMD18SECURE_READ_MULT_BLOCK+ACMD24SECURE_READ_MULT_BLOCK+ACMD25SECURE_MRITE_MULT_BLOCK+ACMD26SECURE_RRASE+ACMD26SECURE_RRASE+ACMD26SECURE_RRASE+ACMD26SECURE_RASE+ACMD26SECURE_MRITE_MULT_BLOCK+ACMD26SECURE_RRASE+ACMD27SECURE_RRASE+ACMD26SECURE_RRASE+ACMD26SECURE_RRASE+ACMD26SECURE_RRASE+ </td <td>CMD18</td> <td>READ_MULTIPLE_BLOCK</td> <td>+</td> <td></td>	CMD18	READ_MULTIPLE_BLOCK	+	
CMD28Reserved for Manufacturer+CMD27PROGRAM_CSD+CMD28SET_WRITE_PROT-CMD29CLR_WRITE_PROT-CMD30SEND_WRITE_PROT-CMD31ERASE_WR_BLK_START+CMD32ERASE_WR_BLK_END+CMD33ERASE+CMD42LCCK_UNLOCK+CMD56GEN_CMD+CMD56GEN_CMD+CMD56GEN_CMD+CMD57GEN_CMD+CMD58READ_OCR+CMD59CRC_ON_OFF+CMD50GEN_CMD+CMD51SENT_WR_BLOCKS+ACMD21SET_WR_BLK_ERASE_COUNT+ACMD23SET_WR_BLK_ERASE_COUNT+ACMD41SD_SCR+ACMD42SECURE_READ_MUTI_BLOCK+ACMD43SECURE_READ_MUTI_BLOCK+ACMD45SECURE_WRITE_MULTI_BLOCK+ACMD45SECURE_READ_MUTI_BLOCK+ACMD45SECURE_WRITE_MULTI_BLOCK+ACMD46SECURE_READ_MUTI_BLOCK+ACMD47SECURE_READ_MUTI_BLOCK+ACMD46SECURE_READ_MUTI_BLOCK+ACMD45SECURE_READ_MUTI_BLOCK+ACMD46SECURE_READ_MUTI_BLOCK+ACMD47SECURE_READ_MUTI_BLOCK+ACMD46SECURE_READ_MUTI_BLOCK+ACMD46SECURE_READ+ACMD46SECURE_READ+ACMD46SET_CER_RN1+ <tr< td=""><td>CMD24</td><td>WRITE_BLOCK</td><td>+</td><td></td></tr<>	CMD24	WRITE_BLOCK	+	
CMD27PROGRAM_CSD+CMD28SET_WRITE_PROT-CMD29CLR_WRITE_PROT-CMD30SEND_WRITE_PROT-CMD32ERASE_WR_BLK_START+CMD33ERASE_WR_BLK_END+CMD42LOCK_UNLOCK+CMD55APP_CMD+CMD56GEN_CMD+CMD57GRAD_OCR+CMD58READ_OCR+CMD60Reared for Manufacturer+CMD61SET_UN_BLK_ERASE_COUNT+ACMD21SET_UN_BLK_ERASE_COUNT+ACMD23SET_UN_BLK_ERASE_COUNT+ACMD41SD_SCR+ACMD42SECURE_READ_MULTI_BLOCK+ACMD25SECURE_READ_MULTI_BLOCK+ACMD26SECURE_READ_MULTI_BLOCK+ACMD27SECURE_READ_MULTI_BLOCK+ACMD43SECURE_READ_MULTI_BLOCK+ACMD45SECURE_READ_MULTI_BLOCK+ACMD46SECURE_READ_MULTI_BLOCK+ACMD47SECURE_READ_MULTI_BLOCK+ACMD46SET_CER_RN1+ACMD47SECURE_READ_MULTI_BLOCK+ACMD46SET_CER_RN1+ACMD46SET_CER_RN2+ACMD46SET_CER_RN2+ACMD46SET_CER_RN2+ACMD46SET_CER_RN2+ACMD47SET_CER_RES2+ACMD48SET_CER_RES1+ACMD48SET_CER_RES1+ACMD48SET_CER_RES1+<	CMD25	WRITE_MULTIPLE_BLOCK	+	
CMD28SET_WRITE_PROT-CMD29CLR_WRITE_PROT-CMD30SEND_WRITE_PROT-CMD32ERASE_WR_BLK_START+CMD33ERASE_WR_BLK_START+CMD38ERASE+CMD38ERASE+CMD42LOCK_UNLOCK+CMD56GEN_CMD+CMD57APP_CMD+CMD58READ_OCR+CMD59CRC_ON_OFF+CMD60Reserved for Manufacturer+ACMD43SD_STATUS+ACMD43SET_WR_BLK_ERASE_COUNT+ACMD43SET_WR_BLK_ERASE_COUNT+ACMD41SD_SEND_OP_COND+ACMD41SD_CR+ACMD42SECURE_WRITE_MKB+ACMD43SECURE_READ_MULT_BLOCK+ACMD45SECURE_WRITE_MKB+ACMD46SECURE_READ_MULT_BLOCK+ACMD46SECURE_READ_MULT_BLOCK+ACMD45SECURE_READ_MULT_BLOCK+ACMD46SECURE_READ_MULT_BLOCK+ACMD46SECURE_READ_MULT_BLOCK+ACMD46SECURE_REASE+ACMD46SECURE_REASE+ACMD46SET_CER_RINI+ACMD46SET_CER_RINI+ACMD46SET_CER_RES2+ACMD48SET_CER_RES1+ACMD48SET_CER_RES1+	CMD26	Reserved for Manufacturer	+	
CMD29CLR_WRITE_PROT-Internal Write Protection is not implemented.CMD30SEND_WRITE_PROT-CMD32ERASE_WR_BLK_START+CMD33ERASE_WR_BLK_END+CMD34ERASE_WR_BLK_END+CMD35ERASE+CMD42LOCK_UNLOCK+CMD55APP_CMD+CMD56GEN_CMD+CMD58READ_OCR+CMD59CRC_ON_OFF+CMD60Reserved for Manufacturer+ACMD13SD_STATUS+ACMD23SET_WR_BLK_ERASE_COUNT+ACMD24SET_UR_RABL_CRASE_COUNT+ACMD25SET_UR_BLARASE_COUNT+ACMD42SET_CLR_CARD_DETECT+ACMD42SECURE_READ_MULTI_BLOCK+ACMD45SECURE_READ_MULTI_BLOCK+ACMD45SECURE_READ_MULTI_BLOCK+ACMD45SECURE_READ_MULTI_BLOCK+ACMD45SECURE_READ_MULTI_BLOCK+ACMD45SECURE_READ_MULTI_BLOCK+ACMD45SECURE_READ_MULTI_BLOCK+ACMD46SECURE_READ_MULTI_BLOCK+ACMD45SECURE_READ_MULTI_BLOCK+ACMD45SECURE_READ_MULTI_BLOCK+ACMD46SECURE_READ_MULTI_BLOCK+ACMD45SECURE_REASE+ACMD46SECURE_REASE+ACMD46SECURE_REASE+ACMD46SET_CER_REASE+ACMD46SET_CER_REASE+ACMD46 <td>CMD27</td> <td>PROGRAM_CSD</td> <td>+</td> <td></td>	CMD27	PROGRAM_CSD	+	
CMD30SEN_WRITE_PROT-CMD32ERASE_WR_BLK_START+CMD33ERASE_WR_BLK_END+CMD38ERASE+CMD42LOCK_UNLOCK+CMD55APP_CMD+CMD56GEN_CMD+CMD57GRO_CR+CMD59CRC_ON_OFF+CMD60Reserved for Manufacturer+ACMD23SET_WR_BLK_ERASE_COUNT+ACMD23SET_WR_BLK_ERASE_COUNT+ACMD24SET_OLR_OARD_DETECT+ACMD45SECURE_CARD_MULTI_BLOCK+ACMD45SECURE_READ_MULTI_BLOCK+ACMD45SECURE_CARD_DETECT+ACMD45SECURE_READ_MULTI_BLOCK+ACMD45SECURE_READ_MULTI_BLOCK+ACMD45SECURE_READ_MULTI_BLOCK+ACMD45SECURE_READ_MULTI_BLOCK+ACMD45SECURE_READ_MULTI_BLOCK+ACMD45SECURE_READ_MULTI_BLOCK+ACMD45SECURE_READ_MULTI_BLOCK+ACMD45SECURE_READ_MULTI_BLOCK+ACMD46SECURE_READ_MULTI_BLOCK+ACMD47SECURE_REASE+ACMD44SET_CER_REASE+ACMD45SECURE_REASE+ACMD46SECURE_REASE+ACMD46SET_CER_REASE+ACMD46SET_CER_REASE+ACMD46SET_CER_RES2+ACMD47SET_CER_RES2+ACMD48SET_CER_RES1+ACMD48 <td< td=""><td>CMD28</td><td>SET_WRITE_PROT</td><td>-</td><td></td></td<>	CMD28	SET_WRITE_PROT	-	
CMD32ERASE_WR_BLK_START+CMD33ERASE_WR_BLK_END+CMD34ERASE+CMD42LOCK_UNLOCK+CMD55APP_OMD+CMD56GEN_CMD+CMD57READ_OCR+CMD58READ_OCR+CMD59CRC_ON_OFF+CMD60Reserved for Manufacturer+ACMD13SD_STATUS+ACMD23SET_WR_BLK_ERASE_COUNT+ACMD23SET_WR_BLK_ERASE_COUNT+ACMD42SET_CLR_CARD_DETECT+ACMD42SEC_URE_READ_MULTI_BLOCK+ACMD43SECURE_READ_MULTI_BLOCK+ACMD43SECURE_READ_MULTI_BLOCK+ACMD43SECURE_READ_MULTI_BLOCK+ACMD43SECURE_READ_MULTI_BLOCK+ACMD43SECURE_READ_MULTI_BLOCK+ACMD44GET_MIND+ACMD45SECURE_READ_MULTI_BLOCK+ACMD46SECURE_READ_MULTI_BLOCK+ACMD47SECURE_READ_MULTI_BLOCK+ACMD46SECURE_READ_MULTI_BLOCK+ACMD46SECURE_REASE+ACMD47SECURE_REASE+ACMD48SECURE_REASE+ACMD45SET_CER_RN1+ACMD46SET_CER_RN2+ACMD47SET_CER_RES2+ACMD48GET_CER_RES1+	CMD29	CLR_WRITE_PROT	-	Internal Write Protection is not implemented.
CMD33ERASE_WR_BLK_END+CMD38ERASE+CMD42LOCK_UNLOCK+CMD55APP_CMD+CMD56GEN_CMD+CMD57READ_OCR+CMD58READ_OCR+CMD59CRC_ON_OFF+CMD60Reserved for Manufacturer+ACMD13SD_STATUS+ACMD23SET_WR_BLK_ERASE_COUNT+ACMD23SET_WR_BLK_ERASE_COUNT+ACMD42SET_CLR_CARD_DETECT+ACMD51SEND_SCR+ACMD25SECURE_READ_MULTI_BLOCK+ACMD26SECURE_WRITE_MULTI_BLOCK+ACMD27SECURE_READ_MULTI_BLOCK+ACMD48SECURE_READ_MULTI_BLOCK+ACMD49SECURE_READ_MULTI_BLOCK+ACMD406SECURE_READ_MULTI_BLOCK+ACMD407SECURE_READ_MULTI_BLOCK+ACMD408SECURE_READ_MULTI_BLOCK+ACMD406SECURE_READ_MULTI_BLOCK+ACMD407SECURE_READ_MULTI_BLOCK+ACMD408SECURE_READ+ACMD40GET_MKB+ACMD41GET_MKB+ACMD42SECURE_REASE+ACMD43SET_CER_RN1+ACMD44GET_REASE+ACMD45SET_CER_RN2+ACMD48GET_CER_RES2+ACMD48GET_CER_RES1+	CMD30	SEND_WRITE_PROT	-	
CMD38ERASE+CMD42LOCK_UNLOCK+CMD55APP_CMD+This command is not specified.CMD56GEN_CMD+This command is not specified.CMD58READ_OCR+CMD59CRC_ON_OFF+CMD60Reserved for Manufacturer+ACMD13SD_STATUS+ACMD23SET_WR_BLK_ERASE_COUNT+ACMD23SET_WR_BLK_ERASE_COUNT+ACMD42SET_CLR_CARD_DETECT+ACMD43SECURE_READ_MULTI_BLOCK+ACMD45SECURE_READ_MULTI_BLOCK+ACMD45SECURE_READ_MULTI_BLOCK+ACMD45SECURE_READ_MULTI_BLOCK+ACMD46SECURE_READ_MULTI_BLOCK+ACMD47SECURE_READ_MULTI_BLOCK+ACMD44GET_MID+ACMD45SECURE_READ_MULTI_BLOCK+ACMD46SECURE_READ+ACMD47SET_CER_RN1+ACMD48GET_MID+ACMD48GET_CER_RN2+ACMD48GET_CER_RN2+ACMD48GET_CER_RES2+ACMD48GET_CER_RES1+	CMD32	ERASE_WR_BLK_START	+	
CMD42LOCK_UNLOCK+CMD55APP_CMD+CMD56GEN_CMD+CMD58READ_OCR+CMD59CRC_ON_OFF+CMD60Reserved for Manufacturer+ACMD13SD_STATUS+ACMD22SEND_NUM_WR_BLOCKS+ACMD23SET_WR_BLK_ERASE_COUNT+ACMD42SEND_OP_COND+ACMD42SET_CLR_CARD_DETECT+ACMD5SECURE_READ_MULTI_BLOCK+ACMD43SECURE_READ_MULTI_BLOCK+ACMD43SECURE_READ_MULTI_BLOCK+ACMD43SECURE_READ_MULTI_BLOCK+ACMD43SECURE_READ_MULTI_BLOCK+ACMD45SECURE_READ_MULTI_BLOCK+ACMD46SECURE_READ_MULTI_BLOCK+ACMD43SECURE_READ_MULTI_BLOCK+ACMD44GET_MID+ACMD45SECURE_READ+ACMD44GET_MID+ACMD45SECURE_READ+ACMD46GET_CER_RN1+ACMD47SET_CER_RN2+ACMD48GET_CER_RES2+ACMD48GET_CER_RES1+	CMD33	ERASE_WR_BLK_END	+	
CMD55APP_CMD+CMD56GEN_CMD+This command is not specified.CMD58READ_OCR+CMD59CRC_ON_OFF+CMD60Reserved for Manufacturer+ACMD13SD_STATUS+ACMD22SEND_NUM_WR_BLOCKS+ACMD23SET_WR_BLK_ERASE_COUNT+ACMD41SD_SEND_OP_COND+ACMD42SET_CLR_CARD_DETECT+ACMD51SEND_SCR+ACMD25SECURE_WRITE_MULTI_BLOCK+ACMD46SECURE_RAASE+ACMD43GET_MKB+ACMD44GET_MKB+ACMD45SET_CER_RN1+ACMD46GET_CER_RN2+ACMD48GET_CER_RES1+	CMD38	ERASE	+	
CMD56GEN_CMD+This command is not specified.CMD58READ_OCR+CMD59CRC_ON_OFF+CMD60Reserved for Manufacturer+ACMD13SD_STATUS+ACMD22SEND_NUM_WR_BLOCKS+ACMD23SET_WR_BLK_ERASE_COUNT+ACMD41SD_SEND_OP_COND+ACMD42SET_CLR_CARD_DETECT+ACMD51SEND_SCR+ACMD25SECURE_WRITE_MULTI_BLOCK+ACMD26SECURE_WRITE_MULTI_BLOCK+ACMD26SECURE_WRITE_MULTI_BLOCK+ACMD26SECURE_WRITE_MULTI_BLOCK+ACMD43GET_MKB+ACMD44GET_MKB+ACMD45SECURE_RASE+ACMD46GET_CER_RN1+ACMD48GET_CER_RES2+ACMD48GET_CER_RES1+	CMD42	LOCK_UNLOCK	+	
CMD58READ_OCR+CMD59CRC_ON_OFF+CMD60Reserved for Manufacturer+ACMD13SD_STATUS+ACMD22SEND_NUM_WR_BLOCKS+ACMD23SET_WR_BLK_ERASE_COUNT+ACMD41SD_SEND_OP_COND+ACMD42SET_LCR_CARD_DETECT+ACMD51SEND_SCR+ACMD26SECURE_READ_MULTI_BLOCK+ACMD26SECURE_WRITE_MULTI_BLOCK+ACMD43SECURE_READ_MULTI_BLOCK+ACMD44GET_MKB+ACMD45SECURE_WRITE_MULTI_BLOCK+ACMD46GET_MKB+ACMD47SET_CER_RN1+ACMD48GET_CER_RN2+ACMD48GET_CER_RES2+ACMD48GET_CER_RES1+	CMD55	APP_CMD	+	
CMD59CRC_ON_OFF+CMD60Reserved for Manufacturer+ACMD13SD_STATUS+ACMD22SEND_NUM_WR_BLOCKS+ACMD23SET_WR_BLK_ERASE_COUNT+ACMD41SD_SEND_OP_COND+ACMD42SET_CLR_CARD_DETECT+ACMD51SEND_SCR+ACMD25SECURE_READ_MULTI_BLOCK+ACMD26SECURE_WRITE_MULTI_BLOCK+ACMD26SECURE_WRITE_MULTI_BLOCK+ACMD26SECURE_WRITE_MULTI_BLOCK+ACMD26SECURE_WRITE_MULTI_BLOCK+ACMD46SET_CLR_RASE+ACMD47SET_CER_RN1+ACMD46GET_MKB+ACMD47SET_CER_RN2+ACMD48GET_CER_RS2+ACMD48GET_CER_RES1+	CMD56	GEN_CMD	+	This command is not specified.
CMD60Reserved for Manufacturer+ACMD13SD_STATUS+ACMD22SEND_NUM_WR_BLOCKS+ACMD23SET_WR_BLK_ERASE_COUNT+ACMD41SD_SEND_OP_COND+ACMD42SET_CLR_CARD_DETECT+ACMD51SEND_SCR+ACMD25SECURE_READ_MULTI_BLOCK+ACMD26SECURE_WRITE_MULTI_BLOCK+ACMD26SECURE_WRITE_MULTI_BLOCK+ACMD26SECURE_WRITE_MULTI_BLOCK+ACMD26SECURE_WRITE_MULTI_BLOCK+ACMD26SECURE_WRITE_MKB+ACMD40GET_MKB+ACMD41GET_MKB+ACMD45SET_CER_RN1+ACMD46GET_CER_RN2+ACMD47SET_CER_RS2+ACMD48GET_CER_RES1+	CMD58	READ_OCR	+	
ACMD13SD_STATUS+ACMD23SEND_NUM_WR_BLOCKS+ACMD23SET_WR_BLK_ERASE_COUNT+ACMD41SD_SEND_OP_COND+ACMD42SET_CLR_CARD_DETECT+ACMD51SEND_SCR+ACMD18SECURE_READ_MULTI_BLOCK+ACMD25SECURE_WRITE_MULTI_BLOCK+ACMD26SECURE_WRITE_MULTI_BLOCK+ACMD26SECURE_WRITE_MULTI_BLOCK+ACMD26SECURE_WRITE_MULTI_BLOCK+ACMD26SECURE_WRITE_MULTI_BLOCK+ACMD40GET_MKB+ACMD41GET_MKB+ACMD42GET_MKB+ACMD43GET_MKB+ACMD45SET_CER_RN1+ACMD46GET_CER_RN2+ACMD47SET_CER_RES2+ACMD48GET_CER_RES1+	CMD59	CRC_ON_OFF	+	
ACMD22SEND_NUM_WR_BLOCKS+ACMD23SET_WR_BLK_ERASE_COUNT+ACMD41SD_SEND_OP_COND+ACMD42SET_CLR_CARD_DETECT+ACMD51SEND_SCR+ACMD18SECURE_READ_MULTI_BLOCK+ACMD25SECURE_WRITE_MULTI_BLOCK+ACMD26SECURE_WRITE_MULTI_BLOCK+ACMD27SECURE_WRITE_MULTI_BLOCK+ACMD28SECURE_WRITE_MULTI_BLOCK+ACMD40SECURE_WRITE_MULTI_BLOCK+ACMD41SECURE_RASE+ACMD42SET_CER_RASE+ACMD43GET_MKB+ACMD44GET_MID+ACMD45SET_CER_RN1+ACMD46GET_CER_RN2+ACMD47SET_CER_RES2+ACMD48GET_CER_RES1+	CMD60	Reserved for Manufacturer	+	
ACMD23SET_WR_BLK_ERASE_COUNT+ACMD41SD_SEND_OP_COND+ACMD42SET_CLR_CARD_DETECT+ACMD51SEND_SCR+ACMD18SECURE_READ_MULTI_BLOCK+ACMD25SECURE_WRITE_MULTI_BLOCK+ACMD26SECURE_WRITE_MKB+ACMD38SECURE_ERASE+ACMD43GET_MKB+ACMD44GET_MID+ACMD45SET_CER_RN1+ACMD46GET_CER_RN2+ACMD47SET_CER_RES2+ACMD48GET_CER_RES1+	ACMD13	SD_STATUS	+	
ACMD41SD_SEND_OP_COND+ACMD42SET_CLR_CARD_DETECT+ACMD51SEND_SCR+ACMD18SECURE_READ_MULTI_BLOCK+ACMD25SECURE_WRITE_MULTI_BLOCK+ACMD26SECURE_WRITE_MKB+ACMD38SECURE_ERASE+ACMD43GET_MKB+ACMD44GET_MID+ACMD45SET_CER_RN1+ACMD46GET_CER_RN2+ACMD47SET_CER_RN2+ACMD48GET_CER_RES1+	ACMD22	SEND_NUM_WR_BLOCKS	+	
ACMD42SET_CLR_CARD_DETECT+ACMD51SEND_SCR+ACMD18SECURE_READ_MULTI_BLOCK+ACMD25SECURE_WRITE_MULTI_BLOCK+ACMD26SECURE_WRITE_MKB+ACMD38SECURE_ERASE+ACMD43GET_MKB+ACMD44GET_MID+ACMD45SET_CER_RN1+ACMD46GET_CER_RN2+ACMD47SET_CER_RN2+ACMD48GET_CER_RES2+ACMD48GET_CER_RES1+	ACMD23	SET_WR_BLK_ERASE_COUNT	+	
ACMD51SEND_SCR+ACMD51SECURE_READ_MULTI_BLOCK+ACMD25SECURE_WRITE_MULTI_BLOCK+ACMD26SECURE_WRITE_MKB+ACMD38SECURE_ERASE+ACMD43GET_MKB+ACMD44GET_MID+ACMD45SET_CER_RN1+ACMD46GET_CER_RN2+ACMD47SET_CER_RES2+ACMD48GET_CER_RES1+	ACMD41	SD_SEND_OP_COND	+	
ACMD18SECURE_READ_MULTI_BLOCK+ACMD25SECURE_WRITE_MULTI_BLOCK+ACMD26SECURE_WRITE_MKB+ACMD38SECURE_ERASE+ACMD43GET_MKB+ACMD44GET_MKB+ACMD45SET_CER_RN1+ACMD46GET_CER_RN2+ACMD47SET_CER_RES2+ACMD48GET_CER_RES1+	ACMD42	SET_CLR_CARD_DETECT	+	
ACMD25SECURE_WRITE_MULTI_BLOCK+ACMD26SECURE_WRITE_MKB+ACMD38SECURE_ERASE+ACMD43GET_MKB+ACMD44GET_MKB+ACMD45SET_CER_RN1+ACMD46GET_CER_RN2+ACMD47SET_CER_RES2+ACMD48GET_CER_RES1+	ACMD51	SEND_SCR	+	
ACMD26SECURE_WRITE_MKB+ACMD38SECURE_ERASE+ACMD43GET_MKB+ACMD44GET_MID+ACMD45SET_CER_RN1+ACMD46GET_CER_RN2+ACMD47SET_CER_RES2+ACMD48GET_CER_RES1+	ACMD18	SECURE_READ_MULTI_BLOCK	+	
ACMD38SECURE_ERASE+ACMD43GET_MKB+ACMD44GET_MID+ACMD45SET_CER_RN1+ACMD46GET_CER_RN2+ACMD47SET_CER_RES2+ACMD48GET_CER_RES1+	ACMD25	SECURE_WRITE_MULTI_BLOCK	+	
ACMD43GET_MKB+ACMD43GET_MKB+ACMD44GET_MID+ACMD45SET_CER_RN1+ACMD46GET_CER_RN2+ACMD47SET_CER_RES2+ACMD48GET_CER_RES1+	ACMD26	SECURE_WRITE_MKB	+	
ACMD44GET_MID+ACMD45SET_CER_RN1+ACMD46GET_CER_RN2+ACMD47SET_CER_RES2+ACMD48GET_CER_RES1+	ACMD38	SECURE_ERASE	+	
ACMD45SET_CER_RN1+ACMD46GET_CER_RN2+ACMD47SET_CER_RES2+ACMD48GET_CER_RES1+	ACMD43	GET_MKB	+	
ACMD46GET_CER_RN2+ACMD47SET_CER_RES2+ACMD48GET_CER_RES1+	ACMD44	GET_MID	+	
ACMD47 SET_CER_RES2 + ACMD48 GET_CER_RES1 +	ACMD45	SET_CER_RN1	+	
ACMD48 GET_CER_RES1 +	ACMD46	GET_CER_RN2	+	
	ACMD47	SET_CER_RES2	+	
	ACMD48	GET_CER_RES1	+	

Notes:

• CMD28, 29 and CMD30 are optional commands.

• CMD56 is a vender specific command which is not defined in the standard card.

4.3 Initialization

The flow chart for UHS-I hosts and the sequence of commands to perform a signal voltage switch is shown below. Red and yellow boxes are new procedures to initialize the UHS-I card.




Figure 4-4: UHS-I Host Initialization Flow Chart

Datasheet: PSUSDxxxxCxxxxxC

Revision A | April 3, 2017




Figure 4-5: ACMD41 Timing Followed by Signal Voltage Switch Sequence

1) POWER ON: Supply Voltage for initialization.

Host System applies the perating Voltage to the card. Apply more than 74 cycles of Dummy-clock to the microSD card.

2) Select operation mode (SD mode or SPI mode)

In the case of SPI mode operation, the host should drive pin 1 (CD/DAT3) of the microSD Card I/F to a "Low" level. Then, issue CMD0. In the case of SD mode operation, the host should drive or detect pin 1 of the microSD Card I/F (Pull up register of pin 1 is pull up to "High" normally). The card maintains selected operation mode except re-issue of CMD0 or power on below is SD mode initialization procedure.

3) Send Interface condition command (CMD8).

When the card is in the Idle state, the host shall issue CMD8 before ACMD41. In the argument, 'voltage supplied' is set to the host supply voltage and 'check pattern' is set to any 8-bit pattern. The card that accepted the supplied voltage returns R7 response. In the response, the card echoes back both the voltage range and check pattern set in the argument. If the card does not support the host supply voltage, it shall not return response and stays in the Idle state.

4) Send initialization command (ACMD41).

When the signaling level is 3.3V, the host repeats an issue ACMD41 with HCS=1 and S18R=1 until the response indicates ready. The argument (HCS and S18R) of the first ACMD41 is effective but the all the following ACMD41 should be issued with the same argument. If Bit 31 indicates ready, the host needs to check CCS and S18A. The card indicates S18A=0, which means that the voltage switch is not allowed and the host needs to use the current signaling level.

Table 4-4:S18R and S18A Combinations

Current Signaling Level	18R	S18A	Comment	
	0	0	1.8V signaling is not requested	
3.3V	1	0	The card does not support 1.8V signaling	
	1	1	Start signal voltage switch sequence	
1.8V	Х	0	Already switched to 1.8V	

5) Send voltage switch command (CMD11)

S18A=1 means that the voltage switch is allowed and host issues CMD11 to invoke voltage switch sequence. By receiving CMD11, the card returns R1 response and start voltage switch sequence. No response of CMD11 means that S18A was 0 and therefore the host should not have sent CMD11. Completion of voltage switch sequence is checked by high level of DAT[3:0]. Any bit of DAT[3:0] can be checked depends on ability of the host. The card enters UHS-I mode and card input and output timings are changed (SDR12 in default) when the voltage switch sequence is completed successfully.

6) Send ALL SEND CID command (CMD2) and get the Card ID (CID)

7) Send SEND_RELATIVE_ADDR (CMD3) and get the RCA.

RCA value is randomly changed by access, not equal zero.

8) Send SELECT / DESELECT CARD command (CMD7) and move to the transfer state. When entering tran state, CARD_IS_LOCKED status in the R1 response should be checked (it is indicated in the response of CMD7). If the CARD_IS_LOCKED status is set to 1 in the response of CMD7, CMD42 is required before ACMD6 tounlock the card. (If the card is locked, CMD42 is required to unlock the card.) If the card is unlocked, CMD42 can be skipped.

9) Send SET BUS WIDTH command (ACMD6).

UHS-I supports only 4-bit mode. Host shall select 4-bit mode by ACMD6. If the card is locked, host needs to unlock the card by CMD42 in 1-bit mode and then needs to issue ACMD6 to change 4-bit bus mode. Operating in 1-bit mode is not assured.

10) Set driver strength.

CMD6 mode 0 is used to query which functions the card supports, and to identify the maximum current consumption of the card under the selected functions. In case of UHS-I card, appropriate driver strength (default is Type-B buffer) is selected by CMD6 Function Group 3.

11) Set UHS-I mode current limit.

UHS-I modes (Bus Speed Mode) is selected by CMD6 Function Group 1. Current limit is selected by CMD6 Function Group 4.

Maximum access settings:

SDR104 = (CMD6 Function Group 1 = 3-h, CMD6 Function Group 4 = 0-h(*)) SDR50 = (CMD6 Function Group 1 = 2-h, CMD6 Function Group 4 = 0-h(*)) DDR50 = (CMD6 Function Group 1 = 4-h, CMD6 Function Group 4 = 0-h(*)) (*) The Current Limit is default value (200mA).

Note:

Function Group 4 is defined as Current Limit switch for SDR50, SDR104. The Current Limit does not act on the card in SDR12 and SDR25. The default value of the Current Limit is 200mA (minimum setting). Then after selecting one of SDR50, SDR104 mode by Function Group 1, host needs to change the Current Limit to enable the card to operate in higher performance. This value is determined by a host power supply capability to the card, heat release method taken by a host and the maximum current of a connector.

12) Tuning of sampling point

CMD19 sends a tuning block to the host to determine sampling point. In SDR50 and SDR104 modes, if tuning of sampling point is required, CMD19 is repeatedly issued until tuning is completed. Then the Host can access the Data between the microSD card as a storage device.

Application Notes:

1. The host shall set ACMD41 timeout to more than 1 second to abort repeat of issuing ACMD41 when the card does not indicate ready. The timeout count starts from the first ACMD41 which is set voltage window in the argument.

2.Once the signal voltage is switched to 1.8V, the card continues 1.8V signaling regardless of CMD0. Power cycle resets the signal voltage to 3.3V. After switching 1.8V singling, the card cannot be changed to SPI mode.

3.Timing to Switch Signal Voltage To change signaling level at the same time between host and card, signal voltage switch sequence is invoked by CMD11 as shown in the figure below. CMD11 is issued only when S18A=1 in the response of ACMD41.




Figure 4-6: Signal Voltage Switch Sequence

Steps that the host takes to start a voltage switch sequence.

- 1. The host issues CMD11 to start voltage switch sequence.
- 2. The card returns R1 response.
- 3. The card drives CMD and DAT[3:0] to "low" immediately after the response.
- 4. The host stops supplying SDCLK. The card shall start switching voltage after host stops SDCLK. The

time to stop SDCLK is not specified. The host can detect whether the sequence starts by checking signal level of either one of CMD, DAT[3:0]. What signal should be checked will depend on the ability of the host. If low level is not detected, the host should abort the sequence and execute power cycle.

- 5. 1.8V output of voltage regulator in card shall be stable within 5ms. The Host keeps SDCLK low at least 5ms. This means that 5ms is the maximum for the card and the minimum for the host.
- 6. After 5ms from (step 4) and host voltage regulator is stable, the host starts providing SDCLK at 1.8V. The card can check whether SDCLK voltage is 1.8V.
- 7. By detecting SDCLK, the card drives CMD to high at 1.8V for at least one clock and then stops driving (tri-state). CMD is triggered by rising edge of SDCLK (SDR timing).
- 8. The card can check whether host drives CMD to 1.8V through the host pull-up resister.
- 9. If switching to 1.8V signaling is completed successfully, the card drives DAT[3:0] to high at 1.8V at least one clock and then stop driving (tri-state). DAT[3:0] is triggered by rising edge of SDCLK (SDR timing). DAT[3:0] shall be high within 1ms from start of providing SDCLK. Host check whether DAT[3:0] is high after 1ms from supplying SDCLK. This means that 1ms is the maximum for the card and the minimum for the host.

4.4 Electrical Characteristics

(SD Bus Mode)




Figure 4-7: microSD Card Connection Diagram

4.4.1 Absolute Maximum Conditions

Table 4-5: Absolute Maximum Conditions

Item	Symbol	Value	Unit
Supply Voltage	Vdd	-0.3 to 3.9	V
Input Voltage	Vin	-0.3 to Vpp+0.3 (≤3.9)	V

4.4.2 DC Characteristics

Table 4-6: DC Characteristics

Item			Symbol	Condition	MIN.	Тур.	MAX.	Unit	Note
Supply Vol	Supply Voltage		Vdd	-	2.7	-	3.6	V	
		High Level	Vін		Vdd*0.625	-	-	V	
	Input Voltage	Low Level	VIL		-	-	VDD*0.25	V	
		High Level	Vон	Іон = - 2mA	Vdd*0.75	-	_	V	
3.3V Signaling	Output Voltage	Low Level	Vol	lo∟ = 2mA	-	-	VDD*0.125	V	
		High Level	Vін	-	1.27		2	V	
	Input Voltage	Low Level	VIL		_	-	0.58	V	
		High Level	Vон	Іон = - 2mA	1.4	_	_	V	
1.8V Signaling	Output Voltage	Low Level	Vol	$l_{OL} = 2mA$	_	_	0.45	V	
		32GB					400		
		64GB		V _{DD} = 3.6V	-	-	450		
Standby C	urrent	128GB	lccs	Clock Stop	-	-	650	uA	Ta=25°C
				SDR104 Current Limit = 200mA, 400mA V _{DD} = 3.6V					
				SDR50 Current Limit = 200mA, 400mA V _{DD} = 3.6V	-	-	170		
				DDR50 Current Limit = 200mA, 400mA V _{DD} = 3.6V			155		
	Operation Read 64GB Current (peak) 128GB		ICCOP1 1	SDR25, HS V _{DD} = 3.6V	-	-	135	mA	Ta=25℃

Datasheet: PSUSDxxxxCxxxxxC

Revision A | April 3, 2017

Item		Symbol	Condition	MIN.	Тур.	MAX.	Unit	Note
			SDR12, DS V _{DD} = 3.6V	_	_	125		
			SDR104 Current Limit = 200mA, 400mA VDD= 3.6V	_	_	220		
			SDR50 Current Limit = 200mA, 400mA V _{DD} = 3.6V	-	_	205		
Operation Write Current (peak)	32GB 64GB 128GB	ICCOP1 1	DDR50 Current Limit = 200mA, 400mA V _{DD} = 3.6V	-	_	205	mA	Ta=25℃
			SDR25, HS V _{DD} = 3.6V	_	_	145		
			SDR12, DS V _{DD} = 3.6V	_	_	140		
			SDR104 Current Limit = 200mA, 400mA VDD= 3.6V					T 0500
			SDR50 Current Limit = 200mA, 400mA VDD = 2.6V		-	130	mA	Ta=25℃
			3.6V DDR50 Current Limit = 200mA, 400mA V _{DD} = 3.6V		-	<u>100</u> 95		
Operation Read 32GB Current 64GB (average) 128GB		ICCOP2 2	SDR25, HS V _{DD} = 3.6V	-	-	80		

Item		Symbol	Condition	MIN.	Тур.	MAX.	Unit	Note
			SDR12, DS V _{DD} = 3.6V	-	-	70		
			SDR104 Current Limit = 200mA, 400mA VDD= 3.6V					
				-	-	145	mA	Ta=25°C
			SDR50 Current Limit = 200mA, 400mA V _{DD} = 3.6V	_	-	115		
			DDR50 Current Limit = 200mA, 400mA V _{DD} = 3.6V	-	_	110		
			SDR25, HS V _{DD} = 3.6V	-	-	90		
Operation Write Current (average)	32GB 64GB 128GB	ICCOP2 2	SDR12, DS V _{DD} = 3.6V	-	-	75		

Notes: Peak Current RMS value over a 10usec period. 2) Average Current value over 1 second period.

Table 4-7: Bus Operating Conditions - Signal Line's Load

Parameter	Symbol	Min.	Max.	Unit	Remark
Pull-up resistance	Rcmd Rdat	10	100	kΩ	To prevent bus floating
Total bus capacitance for each signal line	CL		40	pF	1 card CHOST+CBUS shall not exceed 30 pF
Card capacitance for each signal pin	Ccard		10	pF	
Maximum signal line inductance			16	nH	
Pull-up resistance inside card (pin1)	Rdat3	10	90	kΩ	May be used for card detection
Capacity Connected to Power Line	Cc		5	uF	To prevent inrush current