imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





spiflash

1.8V 64M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI



2. FEATURES	1.	GENERAL DESCRIPTION							
 PAD CONFIGURATION WSON 6X5-MM / 8X6-MM. PIN DESCRIPTION SOIC 208-MIL, WSON 6X5/8X6-MM. PIN CONFIGURATION SOIC 300-MIL. PIN DESCRIPTION SOIC 300-MIL. 7.1 Package Types. 7.2 Chip Select (/CS). 7.3 Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3). 7.4 Write Protect (/WP). 7.5 HOLD (/HOLD). 7.6 Serial Clock (CLK). 8. BLOCK DIAGRAM. 	2.	FEATURES							
5. PIN DESCRIPTION SOIC 208-MIL, WSON 6X5/8X6-MM 6 6. PIN CONFIGURATION SOIC 300-MIL 7 7. PIN DESCRIPTION SOIC 300-MIL 7 7.1 Package Types 8 7.2 Chip Select (/CS) 8 7.3 Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3) 8 7.4 Write Protect (/WP) 8 7.5 HOLD (/HOLD) 8 7.6 Serial Clock (CLK) 8	3.	PIN CO	ONFIGL	RATION SOIC 208-MIL	6				
6. PIN CONFIGURATION SOIC 300-MIL 7 7. PIN DESCRIPTION SOIC 300-MIL 7 7.1 Package Types 8 7.2 Chip Select (/CS) 8 7.3 Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3) 8 7.4 Write Protect (/WP) 8 7.5 HOLD (/HOLD) 8 8. BLOCK DIAGRAM 9	4.	PAD C	ONFIG	JRATION WSON 6X5-MM / 8X6-MM	6				
6. PIN CONFIGURATION SOIC 300-MIL 7 7. PIN DESCRIPTION SOIC 300-MIL 7 7.1 Package Types 8 7.2 Chip Select (/CS) 8 7.3 Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3) 8 7.4 Write Protect (/WP) 8 7.5 HOLD (/HOLD) 8 8. BLOCK DIAGRAM 9	5.	PIN DE	ESCRIP	TION SOIC 208-MIL. WSON 6X5/8X6-MM	6				
7. PIN DESCRIPTION SOIC 300-MIL 7 7.1 Package Types 8 7.2 Chip Select (/CS) 8 7.3 Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3) 8 7.4 Write Protect (/WP) 8 7.5 HOLD (/HOLD) 8 8. BLOCK DIAGRAM 9	6								
7.1 Package Types 8 7.2 Chip Select (/CS) 8 7.3 Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3) 8 7.4 Write Protect (/WP) 8 7.5 HOLD (/HOLD) 8 7.6 Serial Clock (CLK) 8 8. BLOCK DIAGRAM 9	•								
7.2 Chip Select (/CS) 8 7.3 Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3) 8 7.4 Write Protect (/WP) 8 7.5 HOLD (/HOLD) 8 7.6 Serial Clock (CLK) 8 8. BLOCK DIAGRAM 9	1.								
7.3 Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3)									
7.4 Write Protect (/WP) 8 7.5 HOLD (/HOLD) 8 8. BLOCK DIAGRAM 9			•						
7.5 HOLD (/HOLD) 8 7.6 Serial Clock (CLK) 8 8. BLOCK DIAGRAM 9									
7.6 Serial Clock (CLK) 8 8. BLOCK DIAGRAM 9									
8. BLOCK DIAGRAM									
9. FUNCTIONAL DESCRIPTION	8.		_		-				
	9.	FUNC	TIONAL	DESCRIPTION	10				
9.1 SPI/QPI OPERATIONS		9.1	SPI/QF	PI OPERATIONS	10				
9.1.1 Standard SPI Instructions10			9.1.1						
9.1.2 Dual SPI Instructions			-						
9.1.3 Quad SPI Instructions11									
9.1.4 QPI Instructions									
9.1.5 Hold Function									
9.2 WRITE PROTECTION		9.2							
9.2.1 Write Protect Features									
10. CONTROL AND STATUS REGISTERS	10.	CONTI	ROL AN	ID STATUS REGISTERS	13				
10.1 STATUS REGISTER		10.1	STATU	JS REGISTER	13				
10.1.1 BUSY			10.1.1						
10.1.2 Write Enable Latch (WEL)									
10.1.3 Block Protect Bits (BP2, BP1, BP0)13									
10.1.4 Top/Bottom Block Protect (TB)									
10.1.5 Sector/Block Protect (SEC)									
10.1.6 Complement Protect (CMP)									
10.1.7 Status Register Protect (SRP1, SRP0)14 10.1.8 Erase/Program Suspend Status (SUS)14									
10.1.9 Security Register Lock Bits (LB3, LB2, LB1, LB0)									
10.1.10 Quad Enable (QE)									
10.1.11 W25Q64DW Status Register Memory Protection (CMP = 0)									
10.1.12 W25Q64DW Status Register Memory Protection (CMP = 1)									

		winbond	
10.2	INSTR	JCTIONS	
	10.2.1	Manufacturer and Device Identification	18
	10.2.2	Instruction Set Table 1 (Standard SPI Instructions)	19
	10.2.3	Instruction Set Table 2 (Dual SPI Instructions)	20
	10.2.4	Instruction Set Table 3 (Quad SPI Instructions)	20
	10.2.5	Instruction Set Table 4 (QPI Instructions)	21
	10.2.6	Write Enable (06h)	23
	10.2.7	Write Enable for Volatile Status Register (50h)	23
	10.2.8	Write Disable (04h)	24
	10.2.9	Read Status Register-1 (05h) and Read Status Register-2 (35h)	24
	10.2.10	Write Status Register (01h)	25
	10.2.11	Read Data (03h)	27
	10.2.12	Fast Read (0Bh)	28
	10.2.13	Fast Read Dual Output (3Bh)	30
	10.2.14	Fast Read Quad Output (6Bh)	31
	10.2.15	Fast Read Dual I/O (BBh)	32
	10.2.16	Fast Read Quad I/O (EBh)	34
	10.2.17	Word Read Quad I/O (E7h)	37
	10.2.18	Octal Word Read Quad I/O (E3h)	
	10.2.19	Set Burst with Wrap (77h)	41
	10.2.20	Page Program (02h)	42
	10.2.21	Quad Input Page Program (32h)	44
	10.2.22	Sector Erase (20h)	44
	10.2.23	32KB Block Erase (52h)	46
	10.2.24	64KB Block Erase (D8h)	47
	10.2.25	Chip Erase (C7h / 60h)	48
	10.2.26	Erase / Program Suspend (75h)	49
	10.2.27	Erase / Program Resume (7Ah)	51
	10.2.28	Power-down (B9h)	52
	10.2.29	Release Power-down / Device ID (ABh)	53
	10.2.30	Read Manufacturer / Device ID (90h)	55
	10.2.31	Read Manufacturer / Device ID Dual I/O (92h)	56
	10.2.32	Read Manufacturer / Device ID Quad I/O (94h)	57
	10.2.33	Read Unique ID Number (4Bh)	58
	10.2.34	Read JEDEC ID (9Fh)	59
	10.2.35	Erase Security Registers (44h)	60
	10.2.36	Program Security Registers (42h)	61
	10.2.37	Read Security Registers (48h)	62
	10.2.38	Set Read Parameters (C0h)	
	10.2.39	Burst Read with Wrap (0Ch)	64
	10.2.40	Enable QPI (38h)	65

		winbond	
_		10.2.41 Disable QPI (FFh)	66
		10.2.42 Enable Reset (66h) and Reset (99h)	67
11.	ELEC	TRICAL CHARACTERISTICS	. 68
	11.1	Absolute Maximum Ratings	. 68
	11.2	Operating Ranges	. 68
	11.3	Power-Up Power-Down Timing and Requirements	. 69
	11.4	DC Electrical Characteristics	. 70
	11.5	AC Measurement Conditions	. 71
	11.6	AC Electrical Characteristics	. 72
	11.7	AC Electrical Characteristics (cont'd)	. 73
	11.8	Serial Output Timing	. 74
	11.9	Serial Input Timing	. 74
	11.10	HOLD Timing	. 74
	11.11	WP Timing	. 74
12.	PACK	AGE SPECIFICATION	. 75
	12.1	8-Pin SOIC 208-mil (Package Code SS)	. 75
	12.2	8-Contact 6x5mm WSON (Package Code ZP)	76
	12.3	8-Contact 8x6mm WSON (Package Code ZE)	. 78
	12.4	16-Pin SOIC 300-mil (Package Code SF)	. 79
13.	ORDE	RING INFORMATION	. 80
	13.1	Valid Part Numbers and Top Side Marking	. 81
14.	REVIS	SION HISTORY	. 82



1. GENERAL DESCRIPTION

The W25Q64DW (64M-bit) Serial Flash memory provides a storage solution for systems with limited space, pins and power. The 25Q series offers flexibility and performance well beyond ordinary Serial Flash devices. They are ideal for code shadowing to RAM, executing code directly from Dual/Quad SPI (XIP) and storing voice, text and data. The device operates on a single 1.7V to 1.95V power supply with current consumption as low as 4mA active and 1 μ A for power-down. All devices are offered in space-saving packages.

The W25Q64DW array is organized into 32,768 programmable pages of 256-bytes each. Up to 256 bytes can be programmed at a time. Pages can be erased in groups of 16 (4KB sector erase), groups of 128 (32KB block erase), groups of 256 (64KB block erase) or the entire chip (chip erase). The W25Q64DW has 2,048 erasable sectors and 128 erasable blocks respectively. The small 4KB sectors allow for greater flexibility in applications that require data and parameter storage. (See figure 2.)

The W25Q64DW support the standard Serial Peripheral Interface (SPI), Dual/Quad I/O SPI as well as 2clocks instruction cycle Quad Peripheral Interface (QPI): Serial Clock, Chip Select, Serial Data I/O0 (DI), I/O1 (DO), I/O2 (/WP), and I/O3 (/HOLD). SPI clock frequencies of up to 104MHz are supported allowing equivalent clock rates of 208MHz (104MHz x 2) for Dual I/O and 416MHz (104MHz x 4) for Quad I/O when using the Fast Read Dual/Quad I/O and QPI instructions. These transfer rates can outperform standard Asynchronous 8 and 16-bit Parallel Flash memories. The Continuous Read Mode allows for efficient memory access with as few as 8-clocks of instruction-overhead to read a 24-bit address, allowing true XIP (execute in place) operation.

A Hold pin, Write Protect pin and programmable write protection, with top or bottom array control, provide further control flexibility. Additionally, the device supports JEDEC standard manufacturer and device identification, a 64-bit Unique Serial Number and four 256-bytes Security Registers.

2. FEATURES

- Family of SpiFlash Memories
 - W25Q64DW: 64M-bit / 8M-byte (8,388,608)
 - Standard SPI: CLK, /CS, DI, DO, /WP, /Hold
 - Dual SPI: CLK, /CS, IO₀, IO₁, /WP, /Hold
 - Quad SPI: CLK, /CS, IO₀, IO₁, IO₂, IO₃
 - QPI: CLK, /CS, IO₀, IO₁, IO₂, IO₃

Highest Performance Serial Flash

- 104MHz Standard/Dual/Quad SPI clocks
- 208/416MHz equivalent Dual/Quad SPI
- 50MB/S continuous data transfer rate
- More than 100,000 erase/program cycles
- More than 20-year data retention
- Efficient "Continuous Read" and QPI Mode
 - Continuous Read with 8/16/32/64-Byte Wrap
 - As few as 8 clocks to address memory
 - Quad Peripheral Interface (QPI) reduces instruction overhead
 - Allows true XIP (execute in place) operation
 - Outperforms X16 Parallel Flash

- Low Power, Wide Temperature Range
 - Single 1.7 to 1.95V supply
 - 4mA active current, <1µA Power-down (typ.)
 - -40°C to +85°C operating range
- Flexible Architecture with 4KB sectors
 - Uniform Sector Erase (4K-bytes)
 - Uniform Block Erase (32K and 64K-bytes)
 - Program 1 to 256 byte per programmable page
 - Erase/Program Suspend & Resume

Advanced Security Features

- Software and Hardware Write-Protect
- Top/Bottom, 4KB complement array protection
- Power Supply Lock-Down and OTP protection
- 64-Bit Unique ID for each device
- 4X256-Bytes Security Registers with OTP locks
- Volatile & Non-volatile Status Register Bits

Space Efficient Packaging

- 8-pin SOIC 208-mil
- 8-pad WSON 6x5-mm/8x6-mm
- 16-pin SOIC 300-mil
- Contact Winbond for KGD and other options






Figure 1a. W25Q64DW Pin Assignments, 8-pin SOIC 208-mil (Package Code SS)

4. PAD CONFIGURATION WSON 6X5-MM / 8X6-MM




Figure 1b. W25Q64DW Pad Assignments, 8-pad WSON (Package Code ZP & ZE)

5. PIN DESCRIPTION SOIC 208-MIL, WSON 6X5/8X6-MM

PIN NO.	PIN NAME	I/O	FUNCTION
1	/CS	I	Chip Select Input
2	DO (IO1)	I/O	Data Output (Data Input Output 1)*1
3	/WP (IO2)	I/O	Write Protect Input (Data Input Output 2)*2
4	GND		Ground
5	DI (IO0)	I/O	Data Input (Data Input Output 0)*1
6	CLK	I	Serial Clock Input
7	/HOLD (IO3)	I/O	Hold Input (Data Input Output 3)*2
8	VCC		Power Supply

*1 IO0 and IO1 are used for Standard and Dual SPI instructions

*2 IO0 – IO3 are used for Quad SPI/QPI instructions






Figure 1c. W25Q64DW Pin Assignments, 16-pin SOIC 300-mil (Package Code SF)

PAD NO.	PAD NAME	I/O	FUNCTION
1	/HOLD (IO3)	I/O	Hold Input (Data Input Output 3)*2
2	VCC		Power Supply
3	N/C		No Connect
4	N/C		No Connect
5	N/C		No Connect
6	N/C		No Connect
7	/CS	I	Chip Select Input
8	DO (IO1)	I/O	Data Output (Data Input Output 1)*1
9	/WP (IO2)	I/O	Write Protect Input (Data Input Output 2)*2
10	GND		Ground
11	N/C		No Connect
12	N/C		No Connect
13	N/C		No Connect
14	N/C		No Connect
15	DI (IO0)	I/O	Data Input (Data Input Output 0)*1
16	CLK	I	Serial Clock Input

7. PIN DESCRIPTION SOIC 300-MIL

*1 IO0 and IO1 are used for Standard and Dual SPI instructions

*2 IO0 - IO3 are used for Quad SPI/QPI instructions



7.1 Package Types

At the time this datasheet was published, not all package types had been finalized. Contact Winbond to confirm availability of these packages before designing to this specification. W25Q64DW is offered in an 8-pin plastic 208-mil width SOIC (package code SS), a WSON 6x5-mm or 8X6-mm (package code ZP & ZE) and a 16-pin plastic 300-mil width SOIC (package code SF) as shown in Figure 1a, 1b, 1c. Package diagrams and dimensions are illustrated at the end of this datasheet.

7.2 Chip Select (/CS)

The SPI Chip Select (/CS) pin enables and disables device operation. When /CS is high, the device is deselected and the Serial Data Output (DO, or IO0, IO1, IO2, IO3) pins are at high impedance. When deselected, the devices power consumption will be at standby levels unless an internal erase, program or write status register cycle is in progress. When /CS is brought low, the device will be selected, power consumption will increase to active levels and instructions can be written to and data read from the device. After power-up, /CS must transition from high to low before a new instruction will be accepted. The /CS input must track the VCC supply level at power-up and power-down (see "Write Protection" and figure 43). If needed a pull-up resister on /CS can be used to accomplish this.

7.3 Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3)

The W25Q64DW supports standard SPI, Dual SPI, Quad SPI and QPI operation. Standard SPI instructions use the unidirectional DI (input) pin to serially write instructions, addresses or data to the device on the rising edge of the Serial Clock (CLK) input pin. Standard SPI also uses the unidirectional DO (output) to read data or status from the device on the falling edge of CLK.

Dual/Quad SPI and QPI instructions use the bidirectional IO pins to serially write instructions, addresses or data to the device on the rising edge of CLK and read data or status from the device on the falling edge of CLK. Quad SPI and QPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.

7.4 Write Protect (/WP)

The Write Protect (/WP) pin can be used to prevent the Status Registers from being written. Used in conjunction with the Status Register's Block Protect (CMP, SEC, TB, BP2, BP1 and BP0) bits and Status Register Protect (SRP) bits, a portion as small as a 4KB sector or the entire memory array can be hardware protected. The /WP pin is active low. However, when the QE bit of Status Register-2 is set for Quad I/O, the /WP pin function is not available since this pin is used for IO2. See figure 1a, 1b and 1c for the pin configuration of Quad I/O operation.

7.5 HOLD (/HOLD)

The /HOLD pin allows the device to be paused while it is actively selected. When /HOLD is brought low, while /CS is low, the DO pin will be at high impedance and signals on the DI and CLK pins will be ignored (don't care). When /HOLD is brought high, device operation can resume. The /HOLD function can be useful when multiple devices are sharing the same SPI signals. The /HOLD pin is active low. When the QE bit of Status Register-2 is set for Quad I/O, the /HOLD pin function is not available since this pin is used for IO3. See figure 1a, 1b and 1c for the pin configuration of Quad I/O operation.

7.6 Serial Clock (CLK)

The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations. ("See SPI Operations")






Figure 2. W25Q64DW Serial Flash Memory Block Diagram



9.1 SPI/QPI OPERATIONS




Figure 3. W25Q64DW Serial Flash Memory Operation Diagram

9.1.1 Standard SPI Instructions

The W25Q64DW is accessed through an SPI compatible bus consisting of four signals: Serial Clock (CLK), Chip Select (/CS), Serial Data Input (DI) and Serial Data Output (DO). Standard SPI instructions use the DI input pin to serially write instructions, addresses or data to the device on the rising edge of CLK. The DO output pin is used to read data or status from the device on the falling edge of CLK.

SPI bus operation Mode 0 (0,0) and 3 (1,1) are supported. The primary difference between Mode 0 and Mode 3 concerns the normal state of the CLK signal when the SPI bus master is in standby and data is not being transferred to the Serial Flash. For Mode 0, the CLK signal is normally low on the falling and rising edges of /CS. For Mode 3, the CLK signal is normally high on the falling and rising edges of /CS.

9.1.2 Dual SPI Instructions

The W25Q64DW supports Dual SPI operation when using instructions such as "Fast Read Dual Output (3Bh)" and "Fast Read Dual I/O (BBh)". These instructions allow data to be transferred to or from the device at two to three times the rate of ordinary Serial Flash devices. The Dual SPI Read instructions are ideal for quickly downloading code to RAM upon power-up (code-shadowing) or for executing non-speed-critical code directly from the SPI bus (XIP). When using Dual SPI instructions, the DI and DO pins become bidirectional I/O pins: IO0 and IO1.



9.1.3 Quad SPI Instructions

The W25Q64DW supports Quad SPI operation when using instructions such as "Fast Read Quad Output (6Bh)", "Fast Read Quad I/O (EBh)", "Word Read Quad I/O (E7h)" and "Octal Word Read Quad I/O (E3h)". These instructions allow data to be transferred to or from the device four to six times the rate of ordinary Serial Flash. The Quad Read instructions offer a significant improvement in continuous and random access transfer rates allowing fast code-shadowing to RAM or execution directly from the SPI bus (XIP). When using Quad SPI instructions the DI and DO pins become bidirectional IO0 and IO1, and the /WP and /HOLD pins become IO2 and IO3 respectively. Quad SPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set.

9.1.4 QPI Instructions

The W25Q64DW supports Quad Peripheral Interface (QPI) operations only when the device is switched from Standard/Dual/Quad SPI mode to QPI mode using the "Enable QPI (38h)" instruction. The typical SPI protocol requires that the byte-long instruction code being shifted into the device only via DI pin in eight serial clocks. The QPI mode utilizes all four IO pins to input the instruction code, thus only two serial clocks are required. This can significantly reduce the SPI instruction overhead and improve system performance in an XIP environment. Standard/Dual/Quad SPI mode and QPI mode are exclusive. Only one mode can be active at any given time. "Enable QPI (38h)" and "Disable QPI (FFh)" instructions are used to switch between these two modes. Upon power-up or after a software reset using "Reset (99h)" instruction, the default state of the device is Standard/Dual/Quad SPI mode. To enable QPI mode, the non-volatile Quad Enable bit (QE) in Status Register-2 is required to be set. When using QPI instructions, the DI and DO pins become bidirectional IO0 and IO1, and the /WP and /HOLD pins become IO2 and IO3 respectively. See Figure 3 for the device operation modes.

9.1.5 Hold Function

For Standard SPI and Dual SPI operations, the /HOLD signal allows the W25Q64DW operation to be paused while it is actively selected (when /CS is low). The /HOLD function may be useful in cases where the SPI data and clock signals are shared with other devices. For example, consider if the page buffer was only partially written when a priority interrupt requires use of the SPI bus. In this case the /HOLD function can save the state of the instruction and the data in the buffer so programming can resume where it left off once the bus is available again. The /HOLD function is only available for standard SPI and Dual SPI operation, not during Quad SPI or QPI.

To initiate a /HOLD condition, the device must be selected with /CS low. A /HOLD condition will activate on the falling edge of the /HOLD signal if the CLK signal is already low. If the CLK is not already low the /HOLD condition will activate after the next falling edge of CLK. The /HOLD condition will terminate on the rising edge of the /HOLD signal if the CLK signal is already low. If the CLK is not already low the /HOLD condition will terminate after the next falling edge of CLK. During a /HOLD condition, the Serial Data Output (DO) is high impedance, and Serial Data Input (DI) and Serial Clock (CLK) are ignored. The Chip Select (/CS) signal should be kept active (low) for the full duration of the /HOLD operation to avoid resetting the internal logic state of the device.



9.2 WRITE PROTECTION

Applications that use non-volatile memory must take into consideration the possibility of noise and other adverse system conditions that may compromise data integrity. To address this concern, the W25Q64DW provides several means to protect the data from inadvertent writes.

9.2.1 Write Protect Features

- Device resets when VCC is below threshold
- Time delay write disable after Power-up
- Write enable/disable instructions and automatic write disable after erase or program
- Software and Hardware (/WP pin) write protection using Status Register
- Write Protection using Power-down instruction
- Lock Down write protection for Status Register until the next power-up
- One Time Program (OTP) write protection for array and Security Registers using Status Register*

* Note: This feature is available upon special order. Please contact Winbond for details.

Upon power-up or at power-down, the W25Q64DW will maintain a reset condition while VCC is below the threshold value of VwI, (See Power-up Timing and Voltage Levels and Figure 43). While reset, all operations are disabled and no instructions are recognized. During power-up and after the VCC voltage exceeds VwI, all program and erase related instructions are further disabled for a time delay of tPUW. This includes the Write Enable, Page Program, Sector Erase, Block Erase, Chip Erase and the Write Status Register instructions. Note that the chip select pin (/CS) must track the VCC supply level at power-up until the VCC-min level and tVsL time delay is reached, and it must also track the VCC supply level at power-down to prevent adverse command sequence. If needed a pull-up resister on /CS can be used to accomplish this.

After power-up the device is automatically placed in a write-disabled state with the Status Register Write Enable Latch (WEL) set to a 0. A Write Enable instruction must be issued before a Page Program, Sector Erase, Block Erase, Chip Erase or Write Status Register instruction will be accepted. After completing a program, erase or write instruction the Write Enable Latch (WEL) is automatically cleared to a write-disabled state of 0.

Software controlled write protection is facilitated using the Write Status Register instruction and setting the Status Register Protect (SRP0, SRP1) and Block Protect (CMP, SEC, TB, BP2, BP1 and BP0) bits. These settings allow a portion as small as a 4KB sector or the entire memory array to be configured as read only. Used in conjunction with the Write Protect (/WP) pin, changes to the Status Register can be enabled or disabled under hardware control. See Status Register section for further information. Additionally, the Power-down instruction offers an extra level of write protection as all instructions are ignored except for the Release Power-down instruction.



10. CONTROL AND STATUS REGISTERS

The Read Status Register-1 and Status Register-2 instructions can be used to provide status on the availability of the Flash memory array, if the device is write enabled or disabled, the state of write protection, Quad SPI setting, Security Register lock status and Erase/Program Suspend status. The Write Status Register instruction can be used to configure the device write protection features, Quad SPI setting and Security Register OTP lock. Write access to the Status Register is controlled by the state of the non-volatile Status Register Protect bits (SRP0, SRP1), the Write Enable instruction, and during Standard/Dual SPI operations, the /WP pin.

10.1 STATUS REGISTER

10.1.1 BUSY

BUSY is a read only bit in the status register (S0) that is set to a 1 state when the device is executing a Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register or Erase/Program Security Register instruction. During this time the device will ignore further instructions except for the Read Status Register and Erase/Program Suspend instruction (see tw, tPP, tSE, tBE, and tCE in AC Characteristics). When the program, erase or write status/security register instruction has completed, the BUSY bit will be cleared to a 0 state indicating the device is ready for further instructions.

10.1.2 Write Enable Latch (WEL)

Write Enable Latch (WEL) is a read only bit in the status register (S1) that is set to 1 after executing a Write Enable Instruction. The WEL status bit is cleared to 0 when the device is write disabled. A write disable state occurs upon power-up or after any of the following instructions: Write Disable, Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Erase Security Register and Program Security Register.

10.1.3 Block Protect Bits (BP2, BP1, BP0)

The Block Protect Bits (BP2, BP1, BP0) are non-volatile read/write bits in the status register (S4, S3, and S2) that provide Write Protection control and status. Block Protect bits can be set using the Write Status Register Instruction (see tw in AC characteristics). All, none or a portion of the memory array can be protected from Program and Erase instructions (see Status Register Memory Protection table). The factory default setting for the Block Protection Bits is 0, none of the array protected.

10.1.4 Top/Bottom Block Protect (TB)

The non-volatile Top/Bottom bit (TB) controls if the Block Protect Bits (BP2, BP1, BP0) protect from the Top (TB=0) or the Bottom (TB=1) of the array as shown in the Status Register Memory Protection table. The factory default setting is TB=0. The TB bit can be set with the Write Status Register Instruction depending on the state of the SRP0, SRP1 and WEL bits.

10.1.5 Sector/Block Protect (SEC)

The non-volatile Sector/Block Protect bit (SEC) controls if the Block Protect Bits (BP2, BP1, BP0) protect either 4KB Sectors (SEC=1) or 64KB Blocks (SEC=0) in the Top (TB=0) or the Bottom (TB=1) of the array as shown in the Status Register Memory Protection table. The default setting is SEC=0.



10.1.6 Complement Protect (CMP)

The Complement Protect bit (CMP) is a non-volatile read/write bit in the status register (S14). It is used in conjunction with SEC, TB, BP2, BP1 and BP0 bits to provide more flexibility for the array protection. Once CMP is set to 1, previous array protection set by SEC, TB, BP2, BP1 and BP0 will be reversed. For instance, when CMP=0, a top 4KB sector can be protected while the rest of the array is not; when CMP=1, the top 4KB sector will become unprotected while the rest of the array become read-only. Please refer to the Status Register Memory Protection table for details. The default setting is CMP=0.

10.1.7 Status Register Protect (SRP1, SRP0)

The Status Register Protect bits (SRP1 and SRP0) are non-volatile read/write bits in the status register (S8 and S7). The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable (OTP) protection.

SRP1	SRP0	/WP	Status Register	Description
0	0	х	Software Protection	/WP pin has no control. The Status register can be written to after a Write Enable instruction, WEL=1. [Factory Default]
0	1	0	Hardware Protected	When /WP pin is low the Status Register locked and can not be written to.
0	1	1	Hardware Unprotected	When /WP pin is high the Status register is unlocked and can be written to after a Write Enable instruction, WEL=1.
1	0	х	Power Supply Lock-Down	Status Register is protected and can not be written to again until the next power-down, power-up cycle. ⁽¹⁾
1	1	Х	One Time Program ⁽²⁾	Status Register is permanently protected and can not be written to.

Note:

1. When SRP1, SRP0 = (1, 0), a power-down, power-up cycle will change SRP1, SRP0 to (0, 0) state. 2. This feature is available upon special order. Please contact Winbond for details.

10.1.8 Erase/Program Suspend Status (SUS)

The Suspend Status bit is a read only bit in the status register (S15) that is set to 1 after executing a Erase/Program Suspend (75h) instruction. The SUS status bit is cleared to 0 by Erase/Program Resume (7Ah) instruction as well as a power-down, power-up cycle.

10.1.9 Security Register Lock Bits (LB3, LB2, LB1, LB0)

The Security Register Lock Bits (LB3, LB2, LB1, LB0) are non-volatile One Time Program (OTP) bits in Status Register (S13, S12, S11, S10) that provide the write protect control and status to the Security Registers. The default state of LB3-0 is 0, Security Registers are unlocked. LB3-0 can be set to 1 individually using the Write Status Register instruction. LB3-0 are One Time Programmable (OTP), once it's set to 1, the corresponding 256-Byte Security Register will become read-only permanently.



10.1.10 Quad Enable (QE)

The Quad Enable (QE) bit is a non-volatile read/write bit in the status register (S9) that allows Quad SPI and QPI operation. When the QE bit is set to a 0 state (factory default), the /WP pin and /HOLD are enabled. When the QE bit is set to a 1, the Quad IO2 and IO3 pins are enabled, and /WP and /HOLD functions are disabled.

QE bit is required to be set to a 1 before issuing an "Enable QPI (38h)" to switch the device from Standard/Dual/Quad SPI to QPI, otherwise the command will be ignored. When the device is in QPI mode, QE bit will remain to be 1. A "Write Status Register" command in QPI mode cannot change QE bit from a "1" to a "0".

WARNING: If the /WP or /HOLD pins are tied directly to the power supply or ground during standard SPI or Dual SPI operation, the QE bit should never be set to a 1.




Figure 4a. Status Register-1




Figure 4b. Status Register-2

10.1.11 W25Q64DW Status Register Memory Protection (CMP = 0)

STATUS REGISTER⁽¹⁾ W25Q64DW (64M-BIT) MEMORY PROTECTION⁽³⁾ PROTECTED PROTECTED PROTECTED PROTECTED SEC BP0 ΤВ BP2 BP1 PORTION⁽²⁾ BLOCK(S) ADDRESSES DENSITY Х Х 0 0 0 NONE NONE NONE NONE 0 0 0 0 1 126 and 127 7E0000h - 7FFFFh 128KB Upper 1/64 0 0 0 0 1 124 thru 127 7C0000h – 7FFFFh 256KB Upper 1/32 0 0 0 1 1 120 thru 127 780000h – 7FFFFh 512KB Upper 1/16 0 0 1 0 0 112 thru 127 700000h – 7FFFFh Upper 1/8 1MB 1 1 0 0 0 96 thru 127 600000h – 7FFFFh 2MB Upper 1/4 0 0 1 1 0 64 thru 127 400000h - 7FFFFh 4MB Upper 1/2 0 1 0 0 1 0 and 1 000000h - 01FFFFh 128KB Lower 1/64 1 0 0 0 1 0 thru 3 000000h - 03FFFFh 256KB Lower 1/32 0 1 0 1 1 000000h - 07FFFh 512KB Lower 1/16 0 thru 7 0 1 1 0 0 000000h – 0FFFFh 0 thru 15 1MB Lower 1/8 0 1 1 1 0 0 thru 31 000000h – 1FFFFh 2MB Lower 1/4 0 1 1 1 0 0 thru 63 000000h – 3FFFFh 4MB Lower 1/2 Х 0 thru 127 Х 1 1 1 000000h – 7FFFFh 8MB ALL U - 1/2048 1 0 0 0 1 127 7FF000h – 7FFFFh 4KB 1 0 0 1 0 127 7FE000h – 7FFFFh 8KB U – 1/1024 1 127 U – 1/512 1 0 0 1 7FC000h – 7FFFFh 16KB 0 Х 1 1 0 127 7F8000h – 7FFFFh 32KB U – 1/256 1 1 1 0 0 0 000000h – 000FFFh 4KB L – 1/2048 1 1 0 1 0 0 000000h - 001FFFh 8KB L – 1/1024 1 1 0 1 1 0 000000h – 003FFFh 16KB L – 1/512 0 1 1 1 0 Х 000000h - 007FFFh 32KB L - 1/256

Note:

1. X = don't care

2. L = Lower; U = Upper

3. If any Erase or Program command specifies a memory region that contains protected data portion, this command will be ignored.

10.1.12 W25Q64DW Status Register Memory Protection (CMP = 1)

STATUS REGISTER⁽¹⁾ W25Q64CV (64M-BIT) MEMORY PROTECTION⁽³⁾ PROTECTED PROTECTED PROTECTED PROTECTED SEC BP0 ΤВ BP2 BP1 PORTION⁽²⁾ **BLOCK(S) ADDRESSES** DENSITY Х Х 0 0 0 0 thru 127 000000h - 7FFFFh 8MB ALL 0 0 0 0 1 0 thru 125 000000h - 7DFFFFh 8.064KB Lower 63/64 0 0 0 1 0 0 thru 123 000000h – 7BFFFFh 7,936KB Lower 31/32 0 0 0 1 1 0 thru 119 000000h - 77FFFh 7.680KB Lower 15/16 0 0 1 0 0 0 thru 111 000000h – 6FFFFh Lower 7/8 7MB 1 0 0 1 0 0 thru 95 000000h - 5FFFFh 5MB Lower 3/4 0 0 1 1 0 0 thru 63 000000h - 3FFFFh 4MB Lower 1/2 0 1 0 0 1 2 thru 127 020000h - 7FFFFh 8,064KB Upper 63/64 0 1 0 1 0 4 thru 127 040000h - 7FFFFh 7,936KB Upper 31/32 0 1 0 1 1 8 thru 127 080000h – 7FFFFh 7,680KB Upper 15/16 1 0 0 0 1 16 thru 127 100000h – 7FFFFh 7MB Upper 7/8 1 0 1 0 1 32 thru 127 200000h - 7FFFFh Upper 3/4 5MB 0 1 1 1 0 64 thru 127 400000h - 7FFFFh 4MB Upper 1/2 Х Х 1 1 1 NONE NONE NONE NONE 1 0 0 0 1 0 thru 127 000000h - 7FEFFh L-2047/2048 8,188KB 1 0 0 1 0 0 thru 127 000000h - 7FDFFFh 8,184KB L - 1023/1024 1 1 0 0 1 0 thru 127 000000h - 7FBFFFh 8,176KB L – 511/512 1 0 1 0 Х 0 thru 127 000000h – 7F7FFFh 8,160KB L - 255/256 1 1 0 0 1 0 thru 127 001000h - 7FFFFh 8.188KB L - 2047/2048 1 1 0 1 0 0 thru 127 002000h - 7FFFFh 8,184KB L - 1023/1024 1 1 1 004000h – 7FFFFh 0 1 0 thru 127 8,176KB L – 511/512 1 1 1 0 Х 0 thru 127 008000h – 7FFFFh 8,160KB L - 255/256

Note:

1. X = don't care

2. L = Lower; U = Upper

3. If any Erase or Program command specifies a memory region that contains protected data portion, this command will be ignored.



10.2 INSTRUCTIONS


The Standard/Dual/Quad SPI instruction set of the W25Q64DW consists of thirty six basic instructions that are fully controlled through the SPI bus (see Instruction Set table1-3). Instructions are initiated with the falling edge of Chip Select (/CS). The first byte of data clocked into the DI input provides the instruction code. Data on the DI input is sampled on the rising edge of clock with most significant bit (MSB) first.

The QPI instruction set of the W25Q64DW consists of twenty four basic instructions that are fully controlled through the SPI bus (see Instruction Set table 4). Instructions are initiated with the falling edge of Chip Select (/CS). The first byte of data clocked through IO[3:0] pins provides the instruction code. Data on all four IO pins are sampled on the rising edge of clock with most significant bit (MSB) first. All QPI instructions, addresses, data and dummy bytes are using all four IO pins to transfer every byte of data with every two serial clocks (CLK).

Instructions vary in length from a single byte to several bytes and may be followed by address bytes, data bytes, dummy bytes (don't care), and in some cases, a combination. Instructions are completed with the rising edge of edge /CS. Clock relative timing diagrams for each instruction are included in figures 5 through 42. All read instructions can be completed after any clocked bit. However, all instructions that Write, Program or Erase must complete on a byte boundary (/CS driven high after a full 8-bits have been clocked) otherwise the instruction will be ignored. This feature further protects the device from inadvertent writes. Additionally, while the memory is being programmed or erased, or when the Status Register is being written, all instructions except for Read Status Register will be ignored until the program or erase cycle has completed.

MANUFACTURER ID	(MF7 - MF0)	
Winbond Serial Flash	EFh	
Device ID	(ID7 - ID0)	(ID15 - ID0)
Instruction	ABh, 90h, 92h, 94h	9Fh
W25Q64DW	16h	6017h

10.2.1 Manufacturer and Device Identification



INSTRUCTION NAME	BYTE 1	BYTE 2	BYTE 3	BYTE 4	BYTE 5	BYTE 6
CLOCK NUMBER	(0 – 7)	(8 – 15)	(16 – 23)	(24 – 31)	(32 – 39)	(40 – 47)
Write Enable	06h					
Volatile SR Write Enable	50h					
Write Disable	04h					
Read Status Register-1	05h	(S7-S0) ⁽²⁾				
Read Status Register-2	35h	(S15-S8) ⁽²⁾				
Write Status Register	01h	(S7-S0)	(S15-S8)			
Page Program	02h	A23-A16	A15-A8	A7-A0	D7-D0	D7-D0 ⁽³⁾
Sector Erase (4KB)	20h	A23-A16	A15-A8	A7-A0		
Block Erase (32KB)	52h	A23-A16	A15-A8	A7-A0		
Block Erase (64KB)	D8h	A23-A16	A15-A8	A7-A0		
Chip Erase	C7h/60h					
Erase / Program Suspend	75h					
Erase / Program Resume	7Ah					
Power-down	B9h					
Read Data	03h	A23-A16	A15-A8	A7-A0	(D7-D0)	
Fast Read	0Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)
Release Powerdown / ${\rm ID}^{\rm (4)}$	ABh	dummy	dummy	dummy	(ID7-ID0) ⁽²⁾	
Manufacturer/Device ID ⁽⁴⁾	90h	dummy	dummy	00h	(MF7-MF0)	(ID7-ID0)
JEDEC ID ⁽⁴⁾	9Fh	(MF7-MF0) Manufacturer	(ID15-ID8) Memory Type	(ID7-ID0) Capacity		
Read Unique ID	4Bh	dummy	dummy	dummy	dummy	(UID63-UID0)
Erase Security Registers ⁽⁵⁾	44h	A23-A16	A15-A8	A7-A0		
Program Security Registers ⁽⁵⁾	42h	A23-A16	A15-A8	A7-A0	D7-D0	D7-D0 ⁽³⁾
Read Security Registers ⁽⁵⁾	48h	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)
Enable QPI	38h					
Enable Reset	66h					
Reset	99h					



10.2.3 Instruction Set Table 2 (Dual SPI Instructions)

INSTRUCTION NAME	BYTE 1	BYTE 2	BYTE 3	BYTE 4	BYTE 5	BYTE 6
CLOCK NUMBER	(0 – 7)	(8 – 15)	(16 – 23)	(24 – 31)	(32 – 39)	(40 – 47)
Fast Read Dual Output	3Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0,) ⁽⁷⁾
Fast Read Dual I/O BBh		A23-A8 ⁽⁶⁾	A7-A0, M7-M0 ⁽⁶⁾	(D7-D0,) ⁽⁷⁾		
Manufacturer/Device ID by Dual I/O ⁽⁴⁾	92h	A23-A8 ⁽⁶⁾	A7-A0, M7-M0 ⁽⁶⁾	(MF7-MF0, ID7-ID0)		

10.2.4 Instruction Set Table 3 (Quad SPI Instructions)

INSTRUCTION NAME	BYTE 1	BYTE 2	BYTE 3	BYTE 4	BYTE 5	BYTE 6
CLOCK NUMBER	(0 – 7)	(8 – 15)	(16 – 23)	(24 – 31)	(32 – 39)	(40 – 47)
Quad Page Program	32h	A23-A16	A15-A8	A7-A0	D7-D0, ⁽⁹⁾	D7-D0, ⁽³⁾
Fast Read Quad Output	6Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0,) ⁽⁹⁾
Fast Read Quad I/O	EBh	A23-A0, M7-M0 ⁽⁸⁾	(xxxx, D7-D0) ⁽¹⁰⁾	(D7-D0,) ⁽⁹⁾		
Word Read Quad I/O ⁽¹²⁾	E7h	A23-A0, M7-M0 ⁽⁸⁾	(xx, D7-D0) ⁽¹¹⁾	(D7-D0,) ⁽⁹⁾		
Octal Word Read Quad I/O ⁽¹³⁾	E3h	A23-A0, M7-M0 ⁽⁸⁾	(D7-D0,) ⁽⁹⁾			
Set Burst with Wrap	77h	xxxxxx, W6-W4 ⁽⁸⁾				
Manufacture/Device ID by Quad I/O ⁽⁴⁾	94h	A23-A0, M7-M0 ⁽⁸⁾	xxxx, (MF7-MF0, ID7-ID0)	(MF7-MF0, ID7-ID0, …)		



INSTRUCTION NAME	BYTE 1	BYTE 2	BYTE 3	BYTE 4	BYTE 5	BYTE 6
CLOCK NUMBER	(0,1)	(2 , 3)	(4 , 5)	(6 , 7)	(8 , 9)	(10,11)
Write Enable	06h					
Volatile SR Write Enable	50h					
Write Disable	04h					
Read Status Register-1	05h	(S7-S0) ⁽²⁾				
Read Status Register-2	35h	(S15-S8) ⁽²⁾				
Write Status Register	01h	(S7-S0)	(S15-S8)			
Page Program	02h	A23-A16	A15-A8	A7-A0	D7-D0 ⁽⁹⁾	D7-D0 ⁽³⁾
Sector Erase (4KB)	20h	A23-A16	A15-A8	A7-A0		
Block Erase (32KB)	52h	A23-A16	A15-A8	A7-A0		
Block Erase (64KB)	D8h	A23-A16	A15-A8	A7-A0		
Chip Erase	C7h/60h					
Erase / Program Suspend	75h					
Erase / Program Resume	7Ah					
Power-down	B9h					
Set Read Parameters	C0h	P7-P0				
Fast Read	0Bh	A23-A16	A15-A8	A7-A0	dummy ⁽¹⁵⁾	(D7-D0)
Burst Read with Wrap ⁽¹⁶⁾	0Ch	A23-A16	A15-A8	A7-A0	dummy ⁽¹⁵⁾	(D7-D0)
Fast Read Quad I/O	EBh	A23-A16	A15-A8	A7-A0	M7-M0 ⁽¹⁵⁾	(D7-D0)
Release Powerdown / ID ⁽⁴⁾	ABh	dummy	dummy	dummy	(ID7-ID0) ⁽²⁾	
Manufacturer/Device ID ⁽⁴⁾	90h	dummy	dummy	00h	(MF7-MF0)	(ID7-ID0)
JEDEC ID ⁽⁴⁾	9Fh	(MF7-MF0) Manufacturer	(ID15-ID8) Memory Type	(ID7-ID0) Capacity		
Disable QPI	FFh					
Enable Reset	66h					
Reset	99h					



Notes:

- 1. Data bytes are shifted with Most Significant Bit first. Byte fields with data in parenthesis "()" indicate data output from the device on either 1, 2 or 4 IO pins.
- 2. The Status Register contents and Device ID will repeat continuously until /CS terminates the instruction.
- 3. At least one byte of data input is required for Page Program, Quad Page Program and Program Security Registers, up to 256 bytes of data input. If more than 256 bytes of data are sent to the device, the addressing will wrap to the beginning of the page and overwrite previously sent data.
- 4. See Manufacturer and Device Identification table for device ID information.
- 5. Security Register Address:

Security Register 0: A23-16 = 00h; A15-8 = 00h; A7-0 = byte address Security Register 1: A23-16 = 00h; A15-8 = 10h; A7-0 = byte address Security Register 2: A23-16 = 00h; A15-8 = 20h; A7-0 = byte address Security Register 3: A23-16 = 00h; A15-8 = 30h; A7-0 = byte address Please note that Security Register 0 is Reserved by Winbond for future use. It is recommended to use Security registers 1- 3 before using register 0.

6. Dual SPI address input format:

IO0 = A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0, M6, M4, M2, M0 IO1 = A23, A21, A19, A17, A15, A13, A11, A9 A7, A5, A3, A1, M7, M5, M3, M1

Set Burst with Wrap input format:

IO0 = x, x, x, x, x, x, W4, x

IO1 = x, x, x, x, x, x, W5, x

IO2 = x, x, x, x, x, x, W6, x

IO3 = x, x, x, x, x, x, x, x

7. Dual SPI data output format:

IO0 = (D6, D4, D2, D0) IO1 = (D7, D5, D3, D1)

- 8. Quad SPI address input format:
 - IO0 = A20, A16, A12, A8, A4, A0, M4, M0 IO1 = A21, A17, A13, A9, A5, A1, M5, M1 IO2 = A22, A18, A14, A10, A6, A2, M6, M2 IO3 = A23, A19, A15, A11, A7, A3, M7, M3
- 9. Quad SPI data input/output format:

IO0 = (D4, D0,)

		(,,	,
101	= ((D5	. D1.)

IO2 = (D6, D2,)

- IO3 = (D7, D3,)
- 10. Fast Read Quad I/O data output format:
 - IO0 = (x, x, x, x, D4, D0, D4, D0) IO1 = (x, x, x, x, D5, D1, D5, D1) IO2 = (x, x, x, x, D6, D2, D6, D2)
 - IO2 = (x, x, x, x, D0, D2, D0, D2)IO3 = (x, x, x, x, D7, D3, D7, D3)
- 11. Word Read Quad I/O data output format:
 - IO0 = (x, x, D4, D0, D4, D0, D4, D0) IO1 = (x, x, D5, D1, D5, D1, D5, D1)
 - IO2 = (x, x, D6, D2, D6, D2, D6, D2)
 - IO3 = (x, x, D7, D3, D7, D3, D7, D3)
- 12. For Word Read Quad I/O, the lowest address bit must be 0. (A0 = 0)
- 13. For Octal Word Read Quad I/O, the lowest four address bits must be 0. (A3, A2, A1, A0 = 0)
- 14. QPI Command. Address. Data input/output format:

CLK # 0 1	2 3	4 5	67	89	10 11
IO0 = C4, C0,	A20, A16,	A12, A8,	A4, A0,	D4, D0,	D4, D0
IO1 = C5, C1,	A21, A17,	A13, A9,	A5, A1,	D5, D1,	D5, D1
IO2 = C6, C2,	A22, A18,	A14, A10,	A6, A2,	D6, D2,	D6, D2
IO3 = C7, C3,	A23, A19,	A15, A11,	A7, A3,	D7, D3,	D7, D3

- 15. The number of dummy clocks for QPI Fast Read, QPI Fast Read Quad I/O & QPI Burst Read with Wrap is controlled by read parameter P7 P4.
- 16. The wrap around length for QPI Burst Read with Wrap is controlled by read parameter P3 P0.

winbond

10.2.6 Write Enable (06h)

The Write Enable instruction (Figure 5) sets the Write Enable Latch (WEL) bit in the Status Register to a 1. The WEL bit must be set prior to every Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register and Erase/Program Security Registers instruction. The Write Enable instruction is entered by driving /CS low, shifting the instruction code "06h" into the Data Input (DI) pin on the rising edge of CLK, and then driving /CS high.




Figure 5. Write Enable Instruction for SPI Mode (left) or QPI Mode (right)

10.2.7 Write Enable for Volatile Status Register (50h)

The non-volatile Status Register bits described in section 10.1 can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register nonvolatile bits. To write the volatile values into the Status Register bits, the Write Enable for Volatile Status Register (50h) instruction must be issued prior to a Write Status Register (01h) instruction. Write Enable for Volatile Status Register instruction (Figure 6) will not set the Write Enable Latch (WEL) bit, it is only valid for the Write Status Register instruction to change the volatile Status Register bit values.




Figure 6. Write Enable for Volatile Status Register Instruction for SPI Mode (left) or QPI Mode (right)

W25064DW

winbond

10.2.8 Write Disable (04h)

The Write Disable instruction (Figure 7) resets the Write Enable Latch (WEL) bit in the Status Register to a 0. The Write Disable instruction is entered by driving /CS low, shifting the instruction code "04h" into the DI pin and then driving /CS high. Note that the WEL bit is automatically reset after Power-up and upon completion of the Write Status Register, Erase/Program Security Registers, Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase and Reset instructions.




Figure 7. Write Disable Instruction for SPI Mode (left) or QPI Mode (right)

10.2.9 Read Status Register-1 (05h) and Read Status Register-2 (35h)

The Read Status Register instructions allow the 8-bit Status Registers to be read. The instruction is entered by driving /CS low and shifting the instruction code "05h" for Status Register-1 or "35h" for Status Register-2 into the DI pin on the rising edge of CLK. The status register bits are then shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first as shown in Figure 8. The Status Register bits are shown in Figure 4a and 4b and include the BUSY. WEL. BP2-BP0. TB. SEC. SRP0. SRP1, QE, LB3-0, CMP and SUS bits (see Status Register section earlier in this datasheet).

The Read Status Register instruction may be used at any time, even while a Program, Erase or Write Status Register cycle is in progress. This allows the BUSY status bit to be checked to determine when the cycle is complete and if the device can accept another instruction. The Status Register can be read continuously, as shown in Figure 8. The instruction is completed by driving /CS high.




Figure 8a. Read Status Register Instruction (SPI Mode)




Figure 8b. Read Status Register Instruction (QPI Mode)

10.2.10 Write Status Register (01h)

The Write Status Register instruction allows the Status Register to be written. Only non-volatile Status Register bits SRP0, SEC, TB, BP2, BP1, BP0 (bits 7 thru 2 of Status Register-1) and CMP, LB3, LB2, LB1, LB0, QE, SRP1 (bits 14 thru 8 of Status Register-2) can be written to. All other Status Register bit locations are read-only and will not be affected by the Write Status Register instruction. LB3-0 are non-volatile OTP bits, once it is set to 1, it can not be cleared to 0. The Status Register bits are shown in Figure 4a and 4b, and described in 10.1.

To write non-volatile Status Register bits, a standard Write Enable (06h) instruction must previously have been executed for the device to accept the Write Status Register instruction (Status Register bit WEL must equal 1). Once write enabled, the instruction is entered by driving /CS low, sending the instruction code "01h", and then writing the status register data byte as illustrated in figure 9.

To write volatile Status Register bits, a Write Enable for Volatile Status Register (50h) instruction must have been executed prior to the Write Status Register instruction (Status Register bit WEL remains 0). However, SRP1 and LB3, LB2, LB1, LB0 can not be changed from "1" to "0" because of the OTP protection for these bits. Upon power off or the execution of a "Reset (99h)" instruction, the volatile Status Register bit values will be lost, and the non-volatile Status Register bit values will be restored.

To complete the Write Status Register instruction, the /CS pin must be driven high after the eighth or sixteenth bit of data that is clocked in. If this is not done the Write Status Register instruction will not be executed. If /CS is driven high after the eighth clock (compatible with the 25X series) the CMP, QE and SRP1 bits will be cleared to 0.

During non-volatile Status Register write operation (06h combined with 01h), after /CS is driven high, the self-timed Write Status Register cycle will commence for a time duration of tw (See AC Characteristics). While the Write Status Register cycle is in progress, the Read Status Register instruction may still be accessed to check the status of the BUSY bit. The BUSY bit is a 1 during the Write Status Register cycle