

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# SDRAM Buffer - 4 DIMM

#### **Features**


- Eighteen skew controlled CMOS outputs (SDRAM0:17)
- Supports four SDRAM DIMMs
- Ideal for high-performance systems designed around Intel®'s 440BX chip set
- · SMBus serial configuration interface
- Output skew between any two outputs is less than 250 ps
- 1 to 5 ns propagation delay
- DC to 133-MHz operation
- Single 3.3V supply voltage
- Low power CMOS design packaged in a 48-pin SSOP (Small Shrink Outline Package)

#### **Overview**

The Cypress W40S01-04 is a low-voltage, eighteen-output signal buffer. Output buffer impedance is approximately  $15\Omega$  which is ideal for driving SDRAM DIMMs.

### **Key Specifications**

Supply Voltages:	$V_{DDQ3} = 3.3V \pm 5\%$
Operating Temperature:	0°C to +70°C
Input Threshold:	1.5V typical
Maximum Input Voltage:	V <sub>DDQ3</sub> + 0.5V
Input Frequency:	0 to 133 MHz
BUF_IN to SDRAM0:17 Propagation [	Delay: 1.0 to 5.0 ns
Output Edge Rate:	≥1.5 V/ns
Output Skew:	±250 ps
Output Duty Cycle:	45/55% worst case
Output Impedance:	15Ω typical
Output Type:	CMOS rail-to-rail
Part to Part Skew:	700 ps



Intel is a registered trademark of Intel Corporation.



# **Pin Definitions**

Pin Name	Pin No.	Pin Type	Pin Description
SDRAM0:17	4, 5, 8, 9, 13, 14, 17, 18, 21, 28, 31, 32, 35, 36, 40, 41, 44, 45	0	<b>SDRAM Outputs:</b> Provides buffered copy of BUF_IN. The propagation delay from a rising input edge to a rising output edge is 1 to 5 ns. All outputs are skew controlled to within ± 250 ps of each other.
BUF_IN	11	I	Clock Input: This clock input has an input threshold voltage of 1.5V (typ).
SDATA	24	I/O	<b>SMBus Data Input:</b> Data should be presented to this input as described in the $I^2C$ section of this data sheet. Internal 250-k $\Omega$ pull-up resistor.
SCLOCK	25	I	<b>SMBus clock Input:</b> The SMBus data clock should be presented to this input as described in the SMBus section of this data sheet. Internal 250-k $\Omega$ pull-up resistor.
VDDQ3	3,7,12,16, 20,23,29, 33,37,42, 46	Р	<b>Power Connection:</b> Power supply for core logic and output buffers. Connected to 3.3V supply.
GND	6, 10, 15, 19, 22, 26, 27, 30, 34, 39, 43	G	Ground Connection: Connect all ground pins to the common system ground plane.
OE	38	I	Output Enable: Internal 250-k $\Omega$ pull-up resistor. Three-states outputs when LOW.
NC	1, 2, 47, 48	-	No Connect: Do not connect.



## **Functional Description**

### **Output Control Pins**

Outputs three-stated when OE = 0, and toggle when OE = 1. Outputs are in phase with BUF\_IN but are phase delayed by 1 to 5 ns. Outputs can also be controlled via the SMBus interface

### **Output Drivers**

The W40S01-04 output buffers are CMOS type which deliver a rail-to-rail (GND to  $V_{DD}$ ) output voltage swing into a nominal capacitive load. Thus, output signaling is both TTL and CMOS level compatible. Nominal output buffer impedance is 15 $\Omega$ 

#### Operation

Data is written to the W40S01-04 in ten bytes of eight bits each. Bytes are written in the order shown in *Table 1*.

**Table 1. Byte Writing Sequence** 

Byte Sequence	Byte Name	Bit Sequence	Byte Description
1	Slave Address	11010010	Commands the W40S01-04 to accept the bits in Data Bytes 0-6 for internal register configuration. Since other devices may exist on the same common serial data bus, it is necessary to have a specific slave address for each potential receiver. The slave receiver address for the W40S01-04 is 11010010. Register setting will not be made if the Slave Address is not correct (or is for an alternate slave receiver).
2	Command Code	Don't Care	Unused by the W40S01-04, therefore bit values are ignored (don't care). This byte must be included in the data write sequence to maintain proper byte allocation. The Command Code Byte is part of the standard serial communication protocol and may be used when writing to another addressed slave receiver on the serial data bus.
3	Byte Count	Don't Care	Unused by the W40S01-04, therefore bit values are ignored (don't care). This byte must be included in the data write sequence to maintain proper byte allocation. The Byte Count Byte is part of the standard serial communication protocol and may be used when writing to another addressed slave receiver on the serial data bus.
4	Data Byte 0	Refer to Table 2	The data bits in these bytes set internal W40S01-04 registers that control
5	Data Byte 1	1	device operation. The data bits are only accepted when the Address Byte bit sequence is 11010010, as noted above. For description of bit control
6	Data Byte 2		functions, refer to <i>Table 2</i> , Data Byte Serial Configuration Map.
7	Data Byte 3	Don't Care	Refer to Cypress clock drivers.
8	Data Byte 4	]	
9	Data Byte 5		
10	Data Byte 6		



### **Writing Data Bytes**

Table 2 gives the bit formats for registers located in Data ction. Bytes 0-6.

Each bit in the data bytes control a particular device function. Bits are written MSB (most significant bit) first, which is bit 7.

Table 2. Data Bytes 0–2 Serial Configuration  ${\rm Map}^{[2]}$ 

	Affe	cted Pin		Bit Control			
Bit(s)	Pin No.	Pin Name	Control Function	0	1		
Data Byte 0	SDRAM Acti	ive/Inactive Regi	ster (1 = Enable, 0 = Disable)				
7	18	SDRAM7	Clock Output Disable	Low	Active		
6	17	SDRAM6	Clock Output Disable	Low	Active		
5	14	SDRAM5	Clock Output Disable	Low	Active		
4	13	SDRAM4	Clock Output Disable	Low	Active		
3	9	SDRAM3	Clock Output Disable	Low	Active		
2	8	SDRAM2	Clock Output Disable	Low	Active		
1	5	SDRAM1	Clock Output Disable	Low	Active		
0 4 SDRAM0		Clock Output Disable	Low	Active			
Data Byte 1	SDRAM Acti	ve/Inactive Regi	ster (1 = Enable, 0 = Disable)				
7 45 SDRAM15		Clock Output Disable	Low	Active			
6	44	SDRAM14	Clock Output Disable	Low	Active		
5	41	SDRAM13	Clock Output Disable	Low	Active		
4	40	SDRAM12	Clock Output Disable	Low	Active		
3	36	SDRAM11	Clock Output Disable	Low	Active		
2	35	SDRAM10	Clock Output Disable	Low	Active		
1	32	SDRAM9	Clock Output Disable	Low	Active		
0	31	SDRAM8	Clock Output Disable	Low	Active		
Data Byte 2	SDRAM Acti	ive/Inactive Regi	ster (1 = Enable, 0 = Disable)				
7	28	SDRAM17	Clock Output Disable	Low	Active		
6	21	SDRAM16	Clock Output Disable	Low	Active		
5	N/A	Reserved	(Reserved)				
4	N/A	Reserved	(Reserved)				
3	N/A	Reserved	(Reserved)				
2	N/A	Reserved	(Reserved)				
1	N/A	Reserved	(Reserved)				
0	N/A	Reserved	(Reserved)				

#### Note:

<sup>2.</sup> At power-up all SDRAM outputs are enabled and active. Program Reserved bits to 0.



#### **How To Use the Serial Data Interface**

#### **Electrical Requirements**

Figure 1 illustrates electrical characteristics for the serial interface bus used with the W40S01-04. Devices send data over the bus with an open drain logic output that can (a) pull the bus line LOW, or (b) let the bus default to logic 1. The pull-up resistor on the bus (both clock and data lines) establish a default

logic 1. All bus devices generally have logic inputs to receive data.

Although the W40S01-04 is a receive-only device (no data write-back capability), it does transmit an "acknowledge" data pulse after each byte is received. Thus, the SDATA line can both transmit and receive data.

The pull-up resistor should be sized to meet the rise and fall times specified in AC parameters, taking into consideration total bus line capacitance.




Figure 1. Serial Interface Bus Electrical Characteristics



#### Signaling Requirements

As shown in *Figure 2*, valid data bits are defined as stable logic 0 or 1 condition on the data line during a clock HIGH (logic 1) pulse. A transitioning data line during a clock HIGH pulse may be interpreted as a start or stop pulse (it will be interpreted as a start or stop pulse if the start/stop timing parameters are met).

A write sequence is initiated by a "start bit" as shown in *Figure 3*. A "stop bit" signifies that a transmission has ended.

As stated previously, the W40S01-04 sends an "acknowledge" pulse after receiving eight data bits in each byte as shown in *Figure 4*.

#### Sending Data to the W40S01-04

The device accepts data once it has detected a valid start bit and address byte sequence. Device functionality is changed upon the receipt of each data bit (registers are not double buffered). Partial transmission is allowed meaning that a transmission can be truncated as soon as the desired data bits are transmitted (remaining registers will be unmodified). Transmission is truncated with either a stop bit or new start bit (restart condition).




Figure 2. Serial Data Bus Valid Data Bit






Figure 3. Serial Data Bus Start and Stop Bit









## **Absolute Maximum Ratings**

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability

Parameter	Description	Rating	Unit
$V_{DD}$ , $V_{IN}$	Voltage on any pin with respect to GND	-0.5 to +7.0	V
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>A</sub>	Operating Temperature	0 to +70	°C
T <sub>B</sub>	Ambient Temperature under Bias	-55 to +125	°C

## **DC Electrical Characteristics:** $T_A = 0$ °C to +70°C, $V_{DDQ3} = 3.3$ V $\pm 5$ %

Parameter	Description	Test Condition/ Comments	Min.	Тур.	Max.	Unit
I <sub>DD</sub>	3.3V Supply Current	BUF_IN = 100 MHz		320		mA
I <sub>DD Tristate</sub>	3.3V Supply Current in Three-state	BUF_IN = 100 MHz		5		mA
Logic Inputs	(BUF_IN, OE, SCLOCK, SDATA)	•			•	
V <sub>IL</sub>	Input Low Voltage		GND-0.3		0.8	V
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>DDQ3</sub> +0.5	V
I <sub>ILEAK</sub>	Input Leakage Current, BUF_IN		<b>-</b> 5		+5	μΑ
I <sub>ILEAK</sub>	Input Leakage Current <sup>[3]</sup>		-20		+5	μΑ
Logic Output	s (SDRAM0:17) <sup>[4]</sup>		•			•
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1 mA			50	mV
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -1 \text{ mA}$	3.1			V
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 1.5V	70	110	185	mA
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 1.5V	65	100	160	mA
Pin Capacita	nce/Inductance		•			•
C <sub>IN</sub>	Input Pin Capacitance (Except BUF_IN)				5	pF
C <sub>OUT</sub>	Output Pin Capacitance				6	pF
L <sub>IN</sub>	Input Pin Inductance				7	nΗ

#### Notes:

OE, SCLOCK, and SDATA logic pins have a 250-k $\Omega$  internal pull-up resistor (not CMOS level). Outputs loaded by 6" 60 $\Omega$  transmission lines with 20-pF capacitors.



# $\textbf{AC Electrical Characteristics:} \ \, \text{T}_{A} = 0 ^{\circ}\text{C to } + 70 ^{\circ}\text{C}, \ \, \text{V}_{DDQ3} = 3.3 \text{V} \pm 5 \% \ \, \text{(Lump Capacitance Test Load} = 30 \ \text{pF)}$

Parameter	Description	Test Condition	Min.	Тур.	Max.	Unit
f <sub>IN</sub>	Input Frequency		0		133	MHz
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.4V	1.5		4.0	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.4V to 0.4V	1.5		4.0	V/ns
t <sub>SR</sub>	Output Skew, Rising Edges				250	ps
t <sub>SF</sub>	Output Skew, Falling Edges				250	ps
t <sub>EN</sub>	Output Enable Time		1.0		8.0	ns
t <sub>DIS</sub>	Output Disable Time		1.0		8.0	ns
t <sub>PR</sub>	Rising Edge Propagation Delay		1.0		5.0	ns
t <sub>PF</sub>	Falling Edge Propagation Delay		1.0		5.0	ns
t <sub>D</sub>	Duty Cycle	Measured at 1.5V	45		55	%
Z <sub>o</sub>	AC Output Impedance			15		Ω
T <sub>SPP</sub>	Part to Part Skew				700	ps


## **Ordering Information**

Ordering Code	Freq. Mask Code	Package Name	Package Type
W40S01	04	Н	48-pin SSOP (300 mils)

Document #: 38-00811-\*A



# **Layout Example**




 $\textbf{C} = \textbf{0.1}~\mu \textbf{F}$ 


G = VIA to GND plane layer V =VIA to supply plane layer




## **Package Diagram**

#### 48-Pin Shrink Small Outline Package (SSOP, 0.300 inch)









#### NOTES:

- 🚵 MAXIMUM DIE THICKNESS ALLOWABLE IS 1006

- 2. MAAMUM DIE THICKNESS ALLOWASIE IS 026
  2. OMENSIONING & TOLERANCING PER ANSI
  25. THIS A REPERENCE DATUM.
  26. TO A TE ARE REPRENCE DATUMS AND DO NOT
  INCLUDE MOLD MISMATCH AND ARE MESURED AT THE
  MOLD PARTING LINE. MOLD FLASH OR PROTRUSIONS
  SCALL NOT EXCEED 0.05 INDLANES PER SIDE.
  26. THIS THE LENGTH OF TERM MALFOR
  SOLDERING TO A SUESTRATE.
  26. THIS THE LENGTH OF TERM MALFOR
  SOLDERING TO A SUESTRATE.
  27. TERMINAL POSITIONS ARE SHOWN FOR
  REFERENCE ONLY
  28. FORMINAL POSITIONS ARE SHOWN FOR
  REFERENCE ONLY
  29. CONTROLLING DIMENSION INCHES AT SEATING PLANE.
  29. CONTROLLING DIMENSION INCHES AT SEATING PLANE.
  20. CONTROLLING DIMENSION INCHES
  CONTROLLING DIMENSION INCHES AND DEPENDS ON
  ASSEMBLY LOCATION OF TOWAL AND DEPENDS ON
  ASSEMBLY LOCATION OF TOWAL AND DEPENDS ON
  CONTROLLING DIMENSION INCHES AND 010 INCHES
  FROM THE LEAD TIPS
  2 THIS PART IS COMPALIANT WITH JEDEC SPECIFICATION
  MOLTES VARIATIONS AND ASSEMBLY CHAMPER O MENSION
  1. JEDEC SPECIFICATION FOR BIS OF 9/1025\*

- COMMON NOTE 6.

5	,	COMMO	N		NOTE		4		6
ų,	DII	DIMENSIONS			VARI-		D		N.
1	MIN.	NOM.	MAX.	-	ATIONS	MIN.	NŌM.	MAX.	
Α.	2.41	2.59	2.79		AA	15.75	15.8B	16.00	48
$A_i$	0.20	0.31	0.41		AB	18.29	18.42	18.54	56
$\overline{A}$	2.24	2.29	2.34						
ъ	0.203	0.254	0.343			TUOTA	S		
Ъ	0.203	0.254	0.305			THIS TAI	SLE IN IV	ILLIME	ERS
Ċ	0.127	-	0.254						
C	0 127	0.152	0 216						
DI	SEE	VARIATION	s	4					
E	7.42	7 52	7.59						
e		D 635 BSC							
H	<b>1</b> 0.16	10.31	10.41						
h	0.25	0.33	0.41						
$\Box$	0.61	0.81	1.02						
. N	SEE VARIATIONS			6					
ΣX	2.16	2.36	2.54	10					
168	G° .	5°	8°						
_									

- 7	DIMENSIONS			n .	VARI-		U		IN.
- 3	MIN.	NOM.	MAX.	i .	ATIONS	MIN.	NŌM.	MAX.	· '
A	.095	.102	.110		AA	.620	625	.630	48
A	.008	.012	.016		AB	.720	.725	.730	56
$\Delta$	.088	.090	.092						
ь	.008	.010	.0135			THIC	TABLE	LINGLI	
b	.008	.010	.012			1 HIP	TABLE II	A INCHI	:2
C	.005		.010						
Ç,	005	.006	.0085						
DI	SEE VARIATIONS			4					
E	.292	.296	299						
е		.025 BSC							
H	.400	.406	.410						
h	.010	.013	.016						
L	.024	.032	040						
N	SEE VARIATIONS			6					
X	.085	.093	.100	10					
æ	G°	5°	8°						