

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# 32M × 8 BANKS × 8 BIT DDR3 SDRAM

# Table of Contents-

۱.		GENERAL	DESCRIPTION	5
2.		FEATURE	S	5
3.		ORDER IN	IFORMATION	6
1.			AMETERS	
 5.			NFIGURATION	
3. 3.			SCRIPTION	
7.			AGRAM	
3.	0.4		NAL DESCRIPTION	
	8.1		ctionality	
	8.2	8.2.1	d Initialization Procedure	
		8.2.1	Power-up Initialization Sequence	
	8.3		ing the Mode Registers	
	0.3	8.3.1	Mode Register MR0	
		8.3.1.1	Burst Length, Type and Order	
		8.3.1.2	<b>3</b>	
		8.3.1.3	•	
		8.3.1.4	DLL Reset	
		8.3.1.5	Write Recovery	
		8.3.1.6	Precharge PD DLL	
		8.3.2	Mode Register MR1	
		8.3.2.1	DLL Enable/Disable	
		8.3.2.2		
		8.3.2.3	·	
		8.3.2.4	Additive Latency (AL)	
		8.3.2.5	Write leveling	
		8.3.2.6	Output Disable	
		8.3.2.7	TDQS, TDQS#	
		8.3.3	Mode Register MR2	
		8.3.3.1	Partial Array Self Refresh (PASR)	
		8.3.3.2		
		8.3.3.3		
		8.3.3.4	Dynamic ODT (Rtt_WR)	23
		8.3.4	Mode Register MR3	24
		8.3.4.1	Multi Purpose Register (MPR)	24
	8.4	No OPerat	tion (NOP) Command	
	8.5	Deselect C	Command	25
	8.6	DLL-off Mo	ode	25
	8.7	DLL on/off	switching procedure	26
		8.7.1	DLL "on" to DLL "off" Procedure	
		8.7.2	DLL "off" to DLL "on" Procedure	
	8.8	•	frequency change	
		8.8.1	Frequency change during Self-Refresh	
		8.8.2	Frequency change during Precharge Power-down	
	8.9	Write Leve	eling	30

# **Esses winbond sesses**

	8.9.1	DRAM setting for write leveling & DRAM termination function in that mode	31
	8.9.2	Write Leveling Procedure	31
	8.9.3	Write Leveling Mode Exit	33
8.10	Multi Purpo	se Register	34
	8.10.1	MPR Functional Description	35
	8.10.2	MPR Register Address Definition	36
	8.10.3	Relevant Timing Parameters	36
	8.10.4	Protocol Example	36
8.11	ACTIVE Co	ommand	42
8.12	PRECHAR	GE Command	42
8.13	READ Ope	ration	43
	8.13.1	READ Burst Operation	43
	8.13.2	READ Timing Definitions	44
	8.13.2.1	READ Timing; Clock to Data Strobe relationship	45
	8.13.2.2	READ Timing; Data Strobe to Data relationship	46
	8.13.2.3	tLZ(DQS), tLZ(DQ), tHZ(DQS), tHZ(DQ) Calculation	47
	8.13.2.4	tRPRE Calculation	48
	8.13.2.5	tRPST Calculation	48
	8.13.2.6	Burst Read Operation followed by a Precharge	54
8.14	WRITE Ope	eration	
	8.14.1	DDR3 Burst Operation	56
	8.14.2	WRITE Timing Violations	56
	8.14.2.1	Motivation	56
	8.14.2.2	Data Setup and Hold Violations	56
	8.14.2.3	Strobe to Strobe and Strobe to Clock Violations	56
	8.14.2.4	Write Timing Parameters	56
	8.14.3	Write Data Mask	57
	8.14.4	tWPRE Calculation	58
	8.14.5	tWPST Calculation	58
8.15	Refresh Co	mmand	65
8.16		h Operation	
8.17	Power-Dow	n Modes	69
	8.17.1	Power-Down Entry and Exit	69
	8.17.2	Power-Down clarifications - Case 1	
	8.17.3	Power-Down clarifications - Case 2	
	8.17.4	Power-Down clarifications - Case 3	76
8.18	ZQ Calibrat	tion Commands	77
	8.18.1	ZQ Calibration Description	77
	8.18.2	ZQ Calibration Timing	
	8.18.3	ZQ External Resistor Value, Tolerance, and Capacitive loading	
8.19	On-Die Ter	mination (ODT)	
	8.19.1	ODT Mode Register and ODT Truth Table	79
	8.19.2	Synchronous ODT Mode	
	8.19.2.1	ODT Latency and Posted ODT	80
	8.19.2.2	Timing Parameters	80
	8.19.2.3	ODT during Reads	82
	8.19.3	Dynamic ODT	83
	8.19.3.1	Functional Description:	83
	8.19.3.2	ODT Timing Diagrams	84

#### winhnnd 8.19.4 Asynchronous ODT Mode .......88 8.19.4.1 Synchronous to Asynchronous ODT Mode Transitions ......89 8.19.4.2 Synchronous to Asynchronous ODT Mode Transition during Power-Down Entry .. 89 8.19.4.3 Asynchronous to Synchronous ODT Mode Transition during Power-Down Exit.....92 Asynchronous to Synchronous ODT Mode during short CKE high and short CKE 8.19.4.4 low periods 93 9. OPERATION MODE .......94 9.1 9.2 CKE Truth Table ......96 9.3 10. ELECTRICAL CHARACTERISTICS .......98 10.1 10.2 DC & AC Operating Conditions 98 10.3 10.4 10.5 10.6 10.6.1 DC and AC Input Levels for Single-Ended Command and Address Signals......100 10.6.2 DC and AC Input Levels for Single-Ended Data Signals......101 10.6.3 Differential swing requirements for clock (CK - CK#) and strobe (DQS - DQS#) ............103 10.6.4 Single-ended requirements for differential signals .......104 Differential Input Cross Point Voltage ......105 10.6.5 10.6.6 10.6.7 10.7 10.7.1 10.7.1.1 10.7.1.2 10.8 10.8.1 Output Driver Temperature and Voltage sensitivity......112 10.9 10.9.1 10.9.2 10.9.3 ODT Temperature and Voltage sensitivity ......114 10.9.4 Design guide lines for RTT<sub>PU</sub> and RTT<sub>PD</sub> ......115 10.10 10.10.1 10.10.2 10.11 10.12 10.12.1 AC Overshoot /Undershoot Specification for Address and Control Pins: ......121 AC Overshoot /Undershoot Specification for Clock, Data, Strobe and Mask pins:......121 10.12.2 10.13 10.13.1 10.13.2 IDD Current Specifications.......132 10.14 10.15 10.15.1 10.15.2

		- winhond	
		a winbond see	
	10.15.3	DDR3-1866 Speed Bin and Operating Conditions	136
	10.15.4	DDR3-2133 Speed Bin and Operating Conditions	137
	10.15.5	Speed Bin General Notes	138
	10.16 AC (	Characteristics	139
	10.16.1	AC Timing and Operating Condition for -09/09I/09J/-11/11I/11J speed grades	139
	10.16.2	AC Timing and Operating Condition for -12/12I/12J/-15/15I/15J speed grades	143
	10.16.3	Timing Parameter Notes	147
	10.16.4	Address / Command Setup, Hold and Derating	150
	10.16.5	Data Setup, Hold and Slew Rate Derating	157
11.	PACKAGE	SPECIFICATION	159
12.	REVISION	I HISTORY	160



# 1. GENERAL DESCRIPTION

The W632GG8MB is a 2G bits DDR3 SDRAM, organized as 33,554,432 words  $\times$  8 banks  $\times$  8 bits. This device achieves high speed transfer rates up to 2133 MT/s (DDR3-2133) for various applications. This device is sorted into the following speed grades: -09, -11, -12, -15, 09I, 11I, 12I, 15I, 09J, 11J, 12J and 15J.

The -09 ,09I and 09J speed grades are compliant to the DDR3-2133 (14-14-14) specification (The 09I industrial grade which is guaranteed to support -40°C  $\leq$  TCASE  $\leq$  95°C, the 09J industrial plus grade which is guaranteed to support -40°C  $\leq$  TCASE  $\leq$  105°C).

The -11 ,11I and 11J speed grades are compliant to the DDR3-1866 (13-13-13) specification (The 11I industrial grade which is guaranteed to support -40°C  $\leq$  TCASE  $\leq$  95°C, the 11J industrial plus grade which is guaranteed to support -40°C  $\leq$  TCASE  $\leq$  105°C).

The -12, 12I and 12J speed grades are compliant to the DDR3-1600 (11-11-11) specification (The 12I industrial grade which is guaranteed to support -40°C  $\leq$  TCASE  $\leq$  95°C, the 12J industrial plus grade which is guaranteed to support -40°C  $\leq$  TCASE  $\leq$  105°C).

The -15, 15I and 15J speed grades are compliant to the DDR3-1333 (9-9-9) specification (The 15I industrial grade which is guaranteed to support -40°C  $\leq$  TCASE  $\leq$  95°C, the 15J industrial plus grade which is guaranteed to support -40°C  $\leq$  TCASE  $\leq$  105°C).

The W632GG8MB is designed to comply with the following key DDR3 SDRAM features such as posted CAS#, programmable CAS# Write Latency (CWL), ZQ calibration, on die termination and asynchronous reset. All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and CK# falling). All I/Os are synchronized with a differential DQS-DQS# pair in a source synchronous fashion.

#### 2. FEATURES

- Power Supply: VDD, VDDQ = 1.5V ± 0.075V
- Double Data Rate architecture: two data transfers per clock cycle
- Eight internal banks for concurrent operation
- 8 bit prefetch architecture
- CAS Latency: 5, 6, 7, 8, 9, 10, 11, 13 and 14
- Burst length 8 (BL8) and burst chop 4 (BC4) modes: fixed via mode register (MRS) or selectable On-The-Fly (OTF)
- Programmable read burst ordering: interleaved or nibble sequential
- Bi-directional, differential data strobes (DQS and DQS#) are transmitted / received with data
- Edge-aligned with read data and center-aligned with write data
- DLL aligns DQ and DQS transitions with clock
- Differential clock inputs (CK and CK#)
- Commands entered on each positive CK edge, data and data mask are referenced to both edges of a differential data strobe pair (double data rate)
- Posted CAS with programmable additive latency (AL = 0, CL 1 and CL 2) for improved command, address and data bus efficiency
- Read Latency = Additive Latency plus CAS Latency (RL = AL + CL)
- Auto-precharge operation for read and write bursts

Publication Release Date: Nov. 22, 2017



- Refresh, Self-Refresh, Auto Self-refresh (ASR) and Partial array self refresh (PASR)
- Precharged Power Down and Active Power Down
- Data masks (DM) for write data
- Programmable CAS Write Latency (CWL) per operating frequency
- Write Latency WL = AL + CWL
- Multi purpose register (MPR) for readout a predefined system timing calibration bit sequence
- System level timing calibration support via write leveling and MPR read pattern
- ZQ Calibration for output driver and ODT using external reference resistor to ground
- Asynchronous RESET# pin for Power-up initialization sequence and reset function
- Programmable on-die termination (ODT) for data, data mask and differential strobe pairs
- Dynamic ODT mode for improved signal integrity and preselectable termination impedances during writes
- 1K Byte page size
- Interface: SSTL\_15
- Packaged in VFBGA 78 Ball (8x10.5 mm² with thickness of 1.0 mm), using lead free materials with RoHS compliant

## 3. ORDER INFORMATION

PART NUMBER	SPEED GRADE	OPERATING TEMPERATURE
W632GG8MB-09	DDR3-2133 (14-14-14)	0°C ≤ Tcase ≤ 95°C
W632GG8MB09I	DDR3-2133 (14-14-14)	-40°C ≤ Tcase ≤ 95°C
W632GG8MB09J	DDR3-2133 (14-14-14)	-40°C ≤ TCASE ≤ 105°C
W632GG8MB-11	DDR3-1866 (13-13-13)	0°C ≤ Tcase ≤ 95°C
W632GG8MB11I	DDR3-1866 (13-13-13)	-40°C ≤ TCASE ≤ 95°C
W632GG8MB11J	DDR3-1866 (13-13-13)	-40°C ≤ TCASE ≤ 105°C
W632GG8MB-12	DDR3-1600 (11-11-11)	0°C ≤ Tcase ≤ 95°C
W632GG8MB12I	DDR3-1600 (11-11-11)	-40°C ≤ Tcase ≤ 95°C
W632GG8MB12J	DDR3-1600 (11-11-11)	-40°C ≤ TCASE ≤ 105°C
W632GG8MB-15	DDR3-1333 (9-9-9)	0°C ≤ Tcase ≤ 95°C
W632GG8MB15I	DDR3-1333 (9-9-9)	-40°C ≤ TCASE ≤ 95°C
W632GG8MB15J	DDR3-1333 (9-9-9)	-40°C ≤ TCASE ≤ 105°C

Publication Release Date: Nov. 22, 2017



## 4. KEY PARAMETERS

Part Number Extension	Speed Bin				DDR3	-2133	DDR3	-1866	DDR3	-1600	DDR3	-1333	
Part Number Extension   Sym   Min.   Max.   Min.   Max	CL-nRCD-nRP				14-1	4-14	13-1	3-13	11-1	1-11	9-9	9-9	Unit
Maximum operating frequency using maximum allowed settings for Sup_CL and Sup_CWL	Part Number Extension				-09/0	9I/09J	-11/1 <sup>-</sup>	1I/11J	-12/1	2I/12J	-15/1	5I/15J	Unit
maximum allowed settings for Sup_CL   fckMax   -   1066   -   933   -   800   -   667   MHz	Р	arameter		Sym.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
ACT to internal read or write delay time   track	maximum allow	ved settings		fCKMAX	-	1066	-	933	-	800	_	667	MHz
ACT to internal read or write delay time   1800   1809   -   18.91   -   18.75   -   18.75   -   18.55   -   18	Internal read c	ommand to	first data	taa	13.09	20	13.91	20		20		20	nS
ACT to ACT or REF command period   tRC   46.09   -   47.91   -   (13.125)*6   -   (13.125)*5   -   RS		al read or	write delay	tRCD	13.09	-	13.91	-		-		-	nS
ACT to ACT \( \to ACT \) \(	PRE command	l period		trp	13.09	-	13.91	-		-	13.5 (13.125)* <sup>5</sup>	-	nS
CL = 5         CWL = 5         tck(AVG)         3.0         3.3         3.0         3.3         3.0         3.3         3.0         3.3         3.0         3.3         3.0         3.3         3.0         3.3         3.0         3.3         3.0         3.3         ns           CL = 6         CWL = 6         tck(AVG)         1.875         < 2.5	ACT to ACT or	REF comm	and period	trc	46.09	_	47.91	-	48.75	-	49.5	_	nS
CL = 6         CWL = 5         tck(AVG)         2.5         3.3         2.5         3.3         2.5         3.3         2.5         3.3         2.5         3.3         2.5         3.3         2.5         3.3         2.5         3.3         ns           CL = 7         CWL = 6         tck(AVG)         1.875         < 2.5	ACT to PRE co	mmand per	iod	tras	33	9 * tREFI	34	9 * tREFI	35	9 * tREFI	36	9 * tREFI	nS
CL = 7         CWL = 6         tCK(AVG)         1.875         < 2.5         Reserved         1.875         < 2.5         1.875         < 2.5         nS           CL = 8         CWL = 6         tCK(AVG)         1.875         < 2.5	CL =	5	CWL = 5	tck(avg)	3.0	3.3	3.0	3.3	3.0	3.3	3.0	3.3	nS
CL = 8	CL =	6	CWL = 5	tck(avg)	2.5	3.3	2.5	3.3	2.5	3.3	2.5	3.3	nS
CL = 9         CWL = 7         tck(AVG)         1.5         < 1.875         Resured         1.5         < 1.875         n S           CL = 10         CWL = 7         tck(AVG)         1.5         < 1.875	CL =	7	CWL = 6	tck(avg)	1.875	< 2.5	Rese	erved	1.875	< 2.5	1.875	< 2.5	nS
CL = 10	CL =	8	CWL = 6	tck(avg)	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	nS
CL = 11         CWL = 8         tCK(AVG)         1.25         < 1.5         Reserved         1.25         < 1.5         Reserved         nS           CL = 13         CWL = 9         tCK(AVG)         1.07         < 1.25	CL =	9	CWL = 7	tck(avg)	1.5	< 1.875	Rese	erved	1.5	< 1.875	1.5	< 1.875	nS
CL = 13         CWL = 9         tCK(AVG)         1.07         < 1.25         Reserved         Reserved         nS           CL = 14         CWL = 10         tCK(AVG)         0.938         < 1.07	CL = 1	0	CWL = 7	tck(avg)	1.5	< 1.875	1.5	< 1.875	1.5	< 1.875	1.5	< 1.875	nS
CL = 14         CWL = 10         tCK(AVG)         0.938         < 1.07         Reserved         Reserved         Reserved         ns           Supported CW L Settings         Sup_CL         5, 6, 7, 8, 9, 10, 13, 14, 13, 14         5, 6, 7, 9         5, 6, 7, 8, 9, 10, 11         5, 6, 7, 9         5, 6, 7, 8         5, 6, 7         nCK           Average periodic refresh Interval         -40°C ≤ TCASE ≤ 85°C 85°C 85°C	CL = 1	1	CWL = 8	tck(avg)	1.25	< 1.5	Rese	erved	1.25	< 1.5	Rese	erved	nS
Supported CL Settings         Sup_CL         5, 6, 7, 8, 9, 10, 11, 13, 14         5, 6, 8, 10, 13         5, 6, (7), 8, (9), 10, 10, 10, 10, 10, 10, 10, 10, 10, 10	CL = 1	3	CWL = 9	tck(avg)	1.07	< 1.25	1.07	< 1.25	Rese	erved	Rese	erved	nS
Supported CVL Settings         Sup_CL         11, 13, 14         3, 6, 6, 10, 13         11         3, 5, (7), 8, 9, 10         Inck           Supported CWL Settings         Sup_CWL         5, 6, 7, 8, 9, 10         5, 6, 7, 9         5, 6, 7, 8         5, 6, 7         nCK           Average periodic refresh         -40°C ≤ TCASE ≤ 85°C orefresh         100°C ≤ TCASE ≤ 85°C orefresh         100°C ≤ TCASE ≤ 95°C orefresh         -7,8*1         -7	CL = 1	4	CWL = 10	tck(avg)	0.938	< 1.07	Rese	erved	Rese	erved	Rese	erved	nS
Average periodic refresh Interval       -40°C ≤ TCASE ≤ 85°C / 95°C < TCASE ≤ 95°C / 95°C < TCASE ≤ 105°C       - 7.8*¹	Supported CL	Settings		Sup_CL			5, 6, 8,	10, 13			5, 6, (7)	8, 9, 10	nCK
Doc   Colored   Doc	Supported CW	L Settings		Sup_CWL	5, 6, 7,	8, 9, 10	5, 6,	7, 9	5, 6,	,	5, (	6, 7	nCK
Tefresh Interval         85°C < TCASE ≤ 95°C         tREFI         — 3.9*4	Average				-	_							
Secondary   Se				tRFFI	-		-		-		-	-	•
Operating One Bank Active-Precharge Current  Operating One Bank Active-Read-Precharge Current  IDD1 - 170 - 155 - 140 - 125 mA  Operating Burst Read Current  IDD4R - 190 - 170 - 155 - 135 mA  Operating Burst Write Current  IDD4W - 210 - 190 - 170 - 150 mA  Burst Refresh Current  IDD5B - 195 - 190 - 180 - 175 mA  Normal Temperature Self-Refresh Current  IDD6 - 11 - 11 - 11 mA				••••			_				_		
Operating One Bank Active-Read-Precharge Current         IDD1         -         170         -         155         -         140         -         125         mA           Operating Burst Read Current         IDD4R         -         190         -         170         -         155         -         135         mA           Operating Burst Write Current         IDD4W         -         210         -         190         -         170         -         150         mA           Burst Refresh Current         IDD5B         -         195         -         190         -         180         -         175         mA           Normal Temperature Self-Refresh Current         IDD6         -         11         -         11         -         11         -         11         mA	Operating One Bank Active-Precharge		IDD0			_				_			
Operating Burst Read Current         IDD4R         -         190         -         170         -         155         -         135         mA           Operating Burst Write Current         IDD4W         -         210         -         190         -         170         -         150         mA           Burst Refresh Current         IDD5B         -         195         -         190         -         180         -         175         mA           Normal Temperature Self-Refresh Current         IDD6         -         11         -         11         -         11         -         11         mA	Operating One Bank Active-Read-			IDD1	_	170	_	155	_	140	_	125	mA
Operating Burst Write Current         IDD4W         -         210         -         190         -         170         -         150         mA           Burst Refresh Current         IDD5B         -         195         -         190         -         180         -         175         mA           Normal Temperature Self-Refresh Current         IDD6         -         11         -         11         -         11         -         11         mA					_	190		170	-	155	_	135	mA
Burst Refresh Current         IDD5B         -         195         -         190         -         180         -         175         mA           Normal Temperature Self-Refresh Current         IDD6         -         11         -         11         -         11         -         11         -         11         mA					_	210		190	-	170	_	150	
Normal Temperature Self-Refresh Current IDD6 - 11 - 11 - 11 mA	· ·			_	_	195		190	-	180	_	175	
Operating Bank Interleave Current IDD7 - 265 - 240 - 215 - 190 mA	Normal Tempe		f-Refresh		-		-		-		-		
	Operating Ban	k Interleave	Current	IDD7	-	265	-	240		215	-	190	mA

Notes: (Field value contents in blue font or parentheses are optional AC parameter and CL setting)

- 1. All speed grades support 0°C ≤ TCASE ≤ 85°C with full JEDEC AC and DC specifications.
- 2. The -09, -11, -12 and -15 speed grades,  $-40^{\circ}\text{C} \le \text{TCASE} < 0^{\circ}\text{C}$  is not available.
- 3. The 09I, 09J, 11I, 11J, 12I, 12J, 15I and 15J speed grades support -40°C ≤ TCASE ≤ 85°C with full JEDEC AC and DC specifications.
- 4. The -09, 09I, -11, 11I, -12, 12I, -15 and 15I speed grades, TCASE is able to extend to 95°C. The 09J, 11J, 12J and 15J speed grades, TCASE is able to extend to 105°C. They are with doubling Auto Refresh commands in frequency to a 32 mS period (tREFI = 3.9 μS), it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0<sub>b</sub> and MR2 A7 = 1<sub>b</sub>) or enable the Auto Self-Refresh mode (ASR) (MR2 A6 = 1<sub>b</sub>, MR2 A7 is don't care).
- 5. For devices supporting optional down binning to CL=7 and CL=9, tAA/tRCD/tRP min must be 13.125 nS or lower. SPD settings must be programmed to match. For example, DDR3-1333 (9-9-9) devices supporting down binning to DDR3-1066 (7-7-7) should program 13.125 nS in SPD bytes for tAAmin (Byte 16), tRcDmin (Byte 18), and tRPmin (Byte 20). DDR3-1600 (11-11-11) devices supporting down binning to DDR3-1333 (9-9-9) or DDR3-1066 (7-7-7) should program 13.125 nS in SPD bytes for tAAmin (Byte16), tRcDmin (Byte 18), and tRPmin (Byte 20). Once tRP (Byte 20) is programmed to 13.125 nS, tRcmin (Byte 21, 23) also should be programmed accordingly. For example, 49.125nS (tRASmin + tRPmin = 36 nS + 13.125 nS) for DDR3-1333 (9-9-9) and 48.125 nS (tRASmin + tRPmin = 35 nS + 13.125 nS) for DDR3-1600 (11-11-11).

Publication Release Date: Nov. 22, 2017



# 5. BALL CONFIGURATION

1	2	3	4	5	6	7	8	9
VSS	VDD	NC		Α		NU/TDQS#	VSS	VDD
VSS	VSSQ	DQ0		В		DM/TDQS	VSSQ	VDDQ
VDDQ	DQ2	DQS		С		DQ1	DQ3	VSSQ
VSSQ	DQ6	DQS#		D		VDD	VSS	VSSQ
VREFDQ	VDDQ	DQ4		Е		DQ7	DQ5	VDDQ
NC	VSS	RAS#		F		СК	VSS	NC
ODT	VDD	CAS#		G		CK#	VDD	CKE
NC	CS#	WE#		Н		A10/AP	ZQ	NC
VSS	BA0	BA2		J		NC	VREFCA	VSS
VDD	А3	A0		K		A12/BC#	BA1	VDD
VSS	A5	A2		L		A1	A4	VSS
VDD	A7	A9		М		A11	A6	VDD
VSS	RESET#	A13		N		A14	A8	VSS



# 6. BALL DESCRIPTION

BALL NUMBER	SYMBOL	TYPE	DESCRIPTION
F7, G7	CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#.
G9	CKE	Input	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power Down and Self-Refresh operation (all banks idle), or Active Power Down (row Active in any bank). CKE is asynchronous for Self-Refresh exit. After VREFCA and VREFDQ have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, CK#, ODT and CKE, are disabled during power down. Input buffers, excluding CKE, are disabled during Self-Refresh.
H2	CS#	Input	Chip Select: All commands are masked when CS# is registered HIGH. CS# provides for external Rank selection on systems with multiple Ranks. CS# is considered part of the command code.
G1	ODT	Input	On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is applied to each DQ, DQS, DQS# and DM/TDQS, NU/TDQS# (When TDQS is enabled via Mode Register A11=1 in MR1) signal. The ODT signal will be ignored if Mode Registers MR1 and MR2 are programmed to disable ODT and during Self Refresh.
F3, G3, H3	RAS#, CAS#, WE#	Input	Command Inputs: RAS#, CAS# and WE# (along with CS#) define the command being entered.
В7	DM	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. The function of DM or TDQS/TDQS# is enabled by Mode Register A11 setting in MR1.
J2, K8, J3	BA0-BA2	Input	Bank Address Inputs: BA0-BA2 define to which bank an Active, Read, Write, or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle.
K3, L7, L3, K2, L8, L2, M8, M2, N8, M3, H7, M7, K7, N3, N7	A0-A14	Input	Address Inputs: Provide the row address for Active commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. (A10/AP and A12/BC# have additional functions; see below). The address inputs also provide the op-code during Mode Register Set command.  Row address: A0-A14.  Column address: A0-A9.
Н7	A10/AP	Input	Auto-precharge: A10 is sampled during Read/Write commands to determine whether Auto-precharge should be performed to the accessed bank after the Read/Write operation.  (HIGH: Auto-precharge; LOW: no Auto-precharge). A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses.
K7	A12/BC#	Input	Burst Chop: A12/BC# is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed. (HIGH, no burst chop; LOW: burst chopped). See section 9.1 "Command Truth Table" on page 94 for details.
N2	N2 RESET#		Active Low Asynchronous Reset: Reset is active when RESET# is LOW, and inactive when RESET# is HIGH. RESET# must be HIGH during normal operation. RESET# is a CMOS rail to rail signal with DC high and low at 80% and 20% of VDD, RESET# active is destructive to data contents.

# \_\_\_winbond


B3, C7,C2, C8, E3, E8, D2, E7	DQ0-DQ7	Input/Output	Data Input/Output: Bi-directional data bus.
C3, D3	DQS, DQS#	Input/Output	Data Strobe: Output with read data, input with write data. Edge- aligned with read data, centered in write data. DQS is paired with DQS# to provide differential pair signaling to the system during read and write data transfer. DDR3 SDRAM supports differential data strobe only and does not support single-ended.
B7, A7	TDQS, TDQS#	Output	Termination Data Strobe: When TDQS enabled via Mode Register A11 = 1 in MR1, the DRAM will enable the same termination resistance function on TDQS/TDQS# that is applied to DQS/DQS#. When TDQS disabled via mode register A11 = 0 in MR1, DM/TDQS will provide the data mask function and TDQS# is not used.
A2, A9, D7, G2, G8, K1, K9, M1, M9	VDD	Supply	Power Supply: 1.5V ± 0.075V.
A1, A8, B1, D8, F2, F8, J1, J9, L1, L9, N1, N9	Vss	Supply	Ground.
B9, C1, E2, E9	VDDQ	Supply	DQ Power Supply: 1.5V ± 0.075V.
B2, B8, C9, D1, D9	Vssq	Supply	DQ Ground.
E1	VREFDQ	Supply	Reference voltage for DQ.
J8	VREFCA	Supply	Reference voltage for Control, Command and Address inputs.
H8	ZQ	Supply	External reference ball for output drive and On-Die Termination Impedance calibration: This ball needs an external 2400 $\pm$ 1% external resistor (RZQ), connected from this ball to ground to perform ZQ calibration.
A3, F1, F9, H1, H9, J7	NC		No Connect: No internal electrical connection is present.

#### Note:

Input only balls (BA0-BA2, A0-A14, RAS#, CAS#, WE#, CS#, CKE, ODT and RESET#) do not supply termination.



# 7. BLOCK DIAGRAM



Publication Release Date: Nov. 22, 2017



# 8. FUNCTIONAL DESCRIPTION

# 8.1 Basic Functionality

The DDR3 SDRAM is a high-speed dynamic random-access memory internally configured as an eight-bank DRAM. The DDR3 SDRAM uses an 8n prefetch architecture to achieve high-speed operation. The 8n prefetch architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM consists of a single 8n-bit wide, four clock data transfer at the internal DRAM core and eight corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins.

Read and write operation to the DDR3 SDRAM are burst oriented, start at a selected location, and continue for a burst length of eight or a 'chopped' burst of four in a programmed sequence. Operation begins with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be activated (BA0-BA2 select the bank; A0-A14 select the row). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode 'on the fly' (via A12) if enabled in the mode register.

Prior to normal operation, the DDR3 SDRAM must be powered up and initialized in a predefined manner. The following sections provide detailed information covering device reset and initialization, register definition, command descriptions, and device operation.

#### 8.2 RESET and Initialization Procedure

#### 8.2.1 Power-up Initialization Sequence

The following sequence is required for POWER UP and Initialization.

- 1. Apply power (RESET# is recommended to be maintained below 0.2 \* VDD; all other inputs may be undefined). RESET# needs to be maintained for minimum 200 µS with stable power. CKE is pulled "Low" anytime before RESET# being de-asserted (min. time 10 nS). The power voltage ramp time between 300 mV to VDD min. must be no greater than 200 mS; and during the ramp, VDD ≥ VDDQ and (VDD VDDQ) < 0.3 Volts.</p>
  - VDD and VDDQ are driven from a single power converter output, AND
  - The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side. In addition, VTT is limited to 0.95 V max once power ramp is finished, AND
  - VRFF tracks VDDQ/2.


#### OR

- Apply VDD without any slope reversal before or at the same time as VDDQ.
- Apply VDDQ without any slope reversal before or at the same time as VTT & VREF.
- The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side.
- 2. After RESET# is de-asserted, wait for another 500 μS until CKE becomes active. During this time, the DRAM will start internal state initialization; this will be done independently of external clocks.
- 3. Clocks (CK, CK#) need to be started and stabilized for at least 10 nS or 5 tck (which is larger) before CKE goes active. Since CKE is a synchronous signal, the corresponding set up time to clock (tis) must be met. Also, a NOP or Deselect command must be registered (with tis set up time to clock) before CKE goes active. Once the CKE is registered "High" after Reset, CKE needs to be continuously registered "High" until the initialization sequence is finished, including expiration of tDLLK and tZQinit.

Publication Release Date: Nov. 22, 2017

# winhand

- 4. The DDR3 SDRAM keeps its on-die termination in high-impedance state as long as RESET# is asserted. Further, the SDRAM keeps its on-die termination in high impedance state after RESET# deassertion until CKE is registered HIGH. The ODT input signal may be in undefined state until tis before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal may be statically held at either LOW or HIGH. If Rtt\_Nom is to be enabled in MR1, the ODT input signal must be statically held LOW. In all cases, the ODT input signal remains static until the power up initialization sequence is finished, including the expiration of tDLLK and tZQinit.
- 5. After CKE is being registered high, wait minimum of Reset CKE Exit time, tXPR, before issuing the first MRS command to load mode register. (tXPR=max (tXS; 5 \* tCK)
- 6. Issue MRS Command to load MR2 with all application settings. (To issue MRS command for MR2, provide "Low" to BA0 and BA2, "High" to BA1.)
- 7. Issue MRS Command to load MR3 with all application settings. (To issue MRS command for MR3, provide "Low" to BA2, "High" to BA0 and BA1.)
- 8. Issue MRS Command to load MR1 with all application settings and DLL enabled. (To issue "DLL Enable" command, provide "Low" to A0, "High" to BA0 and "Low" to BA1-BA2).
- 9. Issue MRS Command to load MR0 with all application settings and "DLL reset". (To issue DLL reset command, provide "High" to A8 and "Low" to BA0-2).
- 10.Issue ZQCL command to starting ZQ calibration.
- 11. Wait for both tDLLK and tZQinit completed.
- 12. The DDR3 SDRAM is now ready for normal operation.



#### Note:

1. From time point "Td" until "Tk" NOP or DES commands must be applied between MRS and ZQCL commands.

Figure 1 - Reset and Initialization Sequence at Power-on Ramping


Publication Release Date: Nov. 22, 2017



#### 8.2.2 Reset Initialization with Stable Power

The following sequence is required for RESET at no power interruption initialization.

- 1. Asserted RESET below 0.2 \* VDD anytime when reset is needed (all other inputs may be undefined). RESET needs to be maintained for minimum 100 nS. CKE is pulled "LOW" before RESET being de-asserted (min. time 10 nS).
- 2. Follow Power-up Initialization Sequence steps 2 to 11.
- 3. The Reset sequence is now completed; DDR3 SDRAM is ready for normal operation.



#### Note:

1. From time point "Td" until "Tk" NOP or DES commands must be applied between MRS and ZQCL commands.

Figure 2 - Reset Procedure at Power Stable Condition

Publication Release Date: Nov. 22, 2017



# 8.3 Programming the Mode Registers

For application flexibility, various functions, features, and modes are programmable in four Mode Registers, provided by the DDR3 SDRAM, as user defined variables and they must be programmed via a Mode Register Set (MRS) command. As the default values of the Mode Registers (MR#) are not defined, contents of Mode Registers must be fully initialized and/or re-initialized, i.e., written, after power up and/or reset for proper operation. Also the contents of the Mode Registers can be altered by re-executing the MRS command during normal operation. When programming the mode registers, even if the user chooses to modify only a sub-set of the MRS fields, all address fields within the accessed mode register must be redefined when the MRS command is issued. MRS command and DLL Reset do not affect array contents, which mean these commands can be executed any time after power-up without affecting the array contents.

The mode register set command cycle time, tMRD is required to complete the write operation to the mode register and is the minimum time required between two MRS commands shown in Figure 3.




Figure 3 - tMRD Timing

Publication Release Date: Nov. 22, 2017

massa winbond sassa

The MRS command to Non-MRS command delay, tMOD is required for the DRAM to update the features, except DLL reset, and is the minimum time required from a MRS command to a non-MRS command excluding NOP and DES shown in Figure 4.




Figure 4 - tMOD Timing


The mode register contents can be changed using the same command and timing requirements during normal operation as long as the DRAM is in idle state, i.e., all banks are in the precharged state with trp satisfied, all data bursts are completed and CKE is high prior to writing into the mode register. If the Rtt\_Nom Feature is enabled in the Mode Register prior and/or after a MRS command, the ODT signal must continuously be registered LOW ensuring RTT is in an off state prior to the MRS command. The ODT signal may be registered high after tmod has expired. If the Rtt\_Nom feature is disabled in the Mode Register prior and after a MRS command, the ODT signal can be registered either LOW or HIGH before, during and after the MRS command. The mode registers are divided into various fields depending on the functionality and/or modes.

Publication Release Date: Nov. 22, 2017



## 8.3.1 Mode Register MR0

The mode register MR0 stores the data for controlling various operating modes of DDR3 SDRAM. It controls burst length, read burst type, CAS latency, test mode, DLL reset, WR and DLL control for precharge Power Down, which include various vendor specific options to make DDR3 SDRAM useful for various applications. The mode register is written by asserting low on CS#, RAS#, CAS#, WE#, BA0, BA1 and BA2, while controlling the states of address pins according to the Figure 5 below.



#### Notes:

- 1. BA2, A13 and A14 are reserved for future use and must be programmed to "0" during MRS.
- 2. WR (write recovery for Auto precharge)min in clock cycles is calculated by dividing tWR (in nS) by tCK (in nS) and rounding up to the next integer: WRmin[cycles] = Roundup(tWR[nS] / tCK(avg)[nS]). The WR value in the mode register must be programmed to be equal or larger than WRmin. The programmed WR value is used with tRP to determine tDAL.
- 3. The table only shows the encodings for a given Cas Latency. For actual supported CAS Latency, please refer to "Speed Bins" tables for each frequency.
- 4. The table only shows the encodings for Write Recovery. For actual Write recovery timing, please refer to AC timing table.

#### Figure 5 - MR0 Definition

#### 8.3.1.1 Burst Length, Type and Order

Accesses within a given burst may be programmed to sequential or interleaved order. The burst type is selected via bit A3 as shown in Figure 5. The ordering of accesses within a burst is determined by the burst length, burst type, and the starting column address as shown in Table 1. The burst length is defined by bits A0-A1. Burst length options include fixed BC4, fixed BL8 and 'on the fly' which allows BC4 or BL8 to be selected coincident with the registration of a Read or Write command via A12/BC#.

Publication Release Date: Nov. 22, 2017



Table 1 - Burst Type and Burst Order

Burst Length	READ/ WRITE	Starting Column Address (A2, A1, A0)	Burst type = Sequential (decimal) A3 = 0	Burst type = Interleaved (decimal) A3 = 1	NOTES
		000	0,1,2,3,T,T,T,T	0,1,2,3,T,T,T,T	1, 2, 3
		0 0 1	1,2,3,0,T,T,T,T	1,0,3,2,T,T,T,T	1, 2, 3
		010	2,3,0,1,T,T,T,T	2,3,0,1,T,T,T,T	1, 2, 3
	READ	011	3,0,1,2,T,T,T,T	3,2,1,0,T,T,T,T	1, 2, 3
4	READ	100	4,5,6,7,T,T,T,T	4,5,6,7,T,T,T,T	1, 2, 3
Chop		1 0 1	5,6,7,4,T,T,T,T	5,4,7,6,T,T,T,T	1, 2, 3
		110	6,7,4,5,T,T,T,T	6,7,4,5,T,T,T,T	1, 2, 3
		111	7,4,5,6,T,T,T,T	7,6,5,4,T,T,T	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3
	WRITE	0,V,V	0,1,2,3,X,X,X,X	0,1,2,3,X,X,X,X	1, 2, 4, 5
	WHILE	1,V,V	4,5,6,7,X,X,X,X	4,5,6,7,X,X,X,X	1, 2, 4, 5
		000	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7	2
		0 0 1	1,2,3,0,5,6,7,4	1,0,3,2,5,4,7,6	2
		010	2,3,0,1,6,7,4,5	2,3,0,1,6,7,4,5	2
	READ	011	3,0,1,2,7,4,5,6	3,2,1,0,7,6,5,4	2
8	READ	100	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3	2
		101	5,6,7,4,1,2,3,0	5,4,7,6,1,0,3,2	2
		110	6,7,4,5,2,3,0,1	6,7,4,5,2,3,0,1	2
		111	7,4,5,6,3,0,1,2	7,6,5,4,3,2,1,0	2
	WRITE	V,V,V	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7	2, 4

#### Notes:

- 1. In case of burst length being fixed to 4 by MR0 setting, the internal write operation starts two clock cycles earlier than for the BL8 mode. This means that the starting point for tWR and tWTR will be pulled in by two clocks. In case of burst length being selected on-the-fly via A12/BC#, the internal write operation starts at the same point in time like a burst of 8 write operation. This means that during on-the-fly control, the starting point for tWR and tWTR will not be pulled in by two clocks.
- 2. 0...7 bit number is value of CA[2:0] that causes this bit to be the first read during a burst.
- 3. T: Output driver for data and strobes are in high impedance.
- 4. V: a valid logic level (0 or 1), but respective buffer input ignores level on input pins.
- 5. X: Don't Care.

#### 8.3.1.2 CAS Latency

The CAS Latency is defined by MR0 (bits A2, A4, A5 and A6) as shown in Figure 5. CAS Latency is the delay, in clock cycles, between the internal Read command and the availability of the first bit of output data. DDR3 SDRAM does not support any half-clock latencies. The overall Read Latency (RL) is defined as Additive Latency (AL) + CAS Latency (CL); RL = AL + CL. For more information on the supported CL and AL settings based on the operating clock frequency, refer to section 10.15 "Speed Bins" on page 134. For detailed Read operation refer to section 8.13 "READ Operation" on page 43.

#### 8.3.1.3 Test Mode

The normal operating mode is selected by MR0 (bit A7 = 0) and all other bits set to the desired values shown in Figure 5. Programming bit A7 to a '1' places the DDR3 SDRAM into a test mode that is only used by the DRAM Manufacturer and should NOT be used. No operations or functionality is specified if A7 = 1.

## 8.3.1.4 DLL Reset

The DLL Reset bit is self-clearing, meaning that it returns back to the value of '0' after the DLL reset function has been issued. Once the DLL is enabled, a subsequent DLL Reset should be applied. Any time that the DLL reset function is used, tDLLK must be met before any functions that require the DLL can be used (i.e., Read commands or ODT synchronous operations).

Publication Release Date: Nov. 22, 2017



#### 8.3.1.5 Write Recovery


The programmed WR value MR0 (bits A9, A10 and A11) is used for the auto precharge feature along with tRP to determine tDAL. WR (write recovery for auto-precharge) min in clock cycles is calculated by dividing tWR (in nS) by tCK(avg) (in nS) and rounding up to the next integer: WRmin[cycles] = Roundup(tWR[nS]/tCK(avg)[nS]). The WR must be programmed to be equal to or larger than tWR(min).

#### 8.3.1.6 Precharge PD DLL

MR0 (bit A12) is used to select the DLL usage during precharge power down mode. When MR0 (A12 = 0), or 'slow-exit', the DLL is frozen after entering precharge power down (for potential power savings) and upon exit requires tXPDLL to be met prior to the next valid command. When MR0 (A12 = 1), or 'fast-exit', the DLL is maintained after entering precharge power down and upon exiting power down requires tXP to be met prior to the next valid command.

# 8.3.2 Mode Register MR1

The Mode Register MR1 stores the data for enabling or disabling the DLL, output driver strength, Rtt\_Nom impedance, additive latency, Write leveling enable, TDQS enable and Qoff. The Mode Register 1 is written by asserting low on CS#, RAS#, CAS#, WE#, high on BA0 and low on BA1 and BA2, while controlling the states of address pins according to the Figure 6 below.



#### Notes:

- 1. BA2, A8, A10, A13 and A14 are reserved for future use and must be programmed to "0" during MRS.
- 2. Outputs disabled DQs, DQSs, DQS#s.
- 3. In Write leveling Mode (MR1 A[7] = 1) with MR1 A[12]=1, all Rtt\_Nom settings are allowed; in Write Leveling Mode (MR1 A[7] = 1) with MR1 A[12]=0, only Rtt\_Nom settings of RZQ/2, RZQ/4 and RZQ/6 are allowed.
- 4. If Rtt Nom is used during Writes, only the values RZQ/2, RZQ/4 and RZQ/6 are allowed.

Figure 6 - MR1 Definition

Publication Release Date: Nov. 22, 2017



#### 8.3.2.1 DLL Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to normal operation after having the DLL disabled. During normal operation (DLL-on) with MR1 (A0 = 0), the DLL is automatically disabled when entering Self Refresh operation and is automatically re-enabled upon exit of Self Refresh operation. Any time the DLL is enabled and subsequently reset, tDLLK clock cycles must occur before a Read or synchronous ODT command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the tDQSCK, tAON or tAOF parameters. During tDLLK, CKE must continuously be registered high. DDR3 SDRAM does not require DLL for any Write operation, except when Rtt\_WR is enabled and the DLL is required for proper ODT operation. For more detailed information on DLL Disable operation refer to section 8.6 "DLL-off Mode" on page 25.

The direct ODT feature is not supported during DLL-off mode. The on-die termination resistors must be disabled by continuously registering the ODT pin low and/or by programming the Rtt\_Nom bits MR1{A9,A6,A2} to {0,0,0} via a mode register set command during DLL-off mode.

The dynamic ODT feature is not supported at DLL-off mode. User must use MRS command to set  $Rtt_WR$ ,  $MR2 \{A10, A9\} = \{0,0\}$ , to disable Dynamic ODT externally.

# 8.3.2.2 Output Driver Impedance Control

The output driver impedance of the DDR3 SDRAM device is selected by MR1 (bits A1 and A5) as shown in Figure 6.

#### 8.3.2.3 ODT RTT Values

DDR3 SDRAM is capable of providing two different termination values (Rtt\_Nom and Rtt\_WR). The nominal termination value Rtt\_Nom is programmed in MR1. A separate value (Rtt\_WR) may be programmed in MR2 to enable a unique RTT value when ODT is enabled during writes. The Rtt\_WR value can be applied during writes even when Rtt Nom is disabled.

# 8.3.2.4 Additive Latency (AL)

Additive Latency (AL) operation is supported to make command and data bus efficient for sustainable bandwidths in DDR3 SDRAM. In this operation, the DDR3 SDRAM allows a read or write command (either with or without auto-precharge) to be issued immediately after the active command. The command is held for the time of the Additive Latency (AL) before it is issued inside the device. The Read Latency (RL) is controlled by the sum of the AL and CAS Latency (CL) register settings. Write Latency (WL) is controlled by the sum of the AL and CAS Write Latency (CWL) register settings. A summary of the AL register options are shown in Table 2.

<b>A</b> 4	А3	AL
0	0	0 (AL Disabled)
0	1	CL - 1
1	0	CL - 2
1	1	Reserved

Table 2 – Additive Latency (AL) Settings

#### Note:

AL has a value of CL - 1 or CL - 2 as per the CL values programmed in the MR0 register.

## 8.3.2.5 Write leveling

For better signal integrity, DDR3 memory module adopted fly-by topology for the commands, addresses, control signals, and clocks. The fly-by topology has the benefit of reducing the number of stubs and their length, but it also causes flight time skew between clock and strobe at every DRAM on the DIMM. This makes it difficult for the controller to maintain tDQSS, tDSS, and tDSH specification. Therefore, the DDR3 SDRAM supports a 'write leveling' feature to allow the controller to compensate for skew. See section 8.9 "Write Leveling" on page 30 for more details.

Publication Release Date: Nov. 22, 2017



## 8.3.2.6 Output Disable

The DDR3 SDRAM outputs may be enabled/disabled by MR1 (bit A12) as shown in Figure 6. When this feature is enabled (A12 = 1), all output pins (DQs, DQS, DQS#, etc.) are disconnected from the device, thus removing any loading of the output drivers. This feature may be useful when measuring module power, for example. For normal operation, A12 should be set to '0'.

#### 8.3.2.7 TDQS, TDQS#

TDQS (Termination Data Strobe) provides additional termination resistance outputs that may be useful in some system configurations. When enabled via the mode register, the same termination resistance function is applied to the TDQS/TDQS# pins that is applied to the DQS/DQS# pins.

In contrast to the RDQS function of DDR2 SDRAM, TDQS provides the termination resistance function only. The data strobe function of RDQS is not provided by TDQS.

The TDQS and DM functions share the same pin. When the TDQS function is enabled via the mode register, the DM function is not supported. When the TDQS function is disabled, the DM function is provided and the TDQS# pin is not used. See Table 3 for details.

Table 3 - TDQS, TDQS# Function Matrix

MR1 (A11)	DM / TDQS	NU / TDQS#
0 (TDQS Disabled)	DM	Hi-Z
1 (TDQS Enabled)	TDQS	TDQS#

#### Notes:


- 1. If TDQS is enabled, the DM function is disabled.
- 2. When not used, TDQS function can be disabled to save termination power.

Publication Release Date: Nov. 22, 2017



# 8.3.3 Mode Register MR2

The Mode Register MR2 stores the data for controlling refresh related features, Rtt\_WR impedance, and CAS write latency. The Mode Register 2 is written by asserting low on CS#, RAS#, CAS#, WE#, high on BA1 and low on BA0 and BA2, while controlling the states of address pins according to the Figure 7 below.



#### Notes:

- 1. BA2, A8, A11~A14 are reserved for future use and must be programmed to "0" during MRS.
- 2. The Rtt\_WR value can be applied during writes even when Rtt\_Nom is disabled. During write leveling, Dynamic ODT is not available.

Figure 7 - MR2 Definition

Publication Release Date: Nov. 22, 2017



# 8.3.3.1 Partial Array Self Refresh (PASR)

If PASR (Partial Array Self Refresh) is enabled, data located in areas of the array beyond the specified address range shown in Figure 7 will be lost if Self Refresh is entered. Data integrity will be maintained if trefi conditions are met and no Self Refresh command is issued.

# 8.3.3.2 CAS Write Latency (CWL)

The CAS Write Latency is defined by MR2 (bits A3-A5), as shown in Figure 7. CAS Write Latency is the delay, in clock cycles, between the internal Write command and the availability of the first bit of input data.

DDR3 SDRAM does not support any half-clock latencies. The overall Write Latency (WL) is defined as Additive Latency (AL) + CAS Write Latency (CWL); WL = AL + CWL. For more information on the supported CWL and AL settings based on the operating clock frequency, refer to section 10.15 "Speed Bins" on page 134. For detailed Write operation refer to section 8.14 "WRITE Operation" on page 56.

## 8.3.3.3 Auto Self Refresh (ASR) and Self Refresh Temperature (SRT)

DDR3 SDRAM must support Self Refresh operation at all supported temperatures. Applications requiring Self Refresh operation in the Extended Temperature Range must use the ASR function or program the SRT bit appropriately.

When ASR enabled, DDR3 SDRAM automatically provides Self Refresh power management functions for all supported operating temperature values. If not enabled, the SRT bit must be programmed to indicate TOPER during subsequent Self Refresh operation.

ASR = 0, Self Refresh rate is determined by SRT bit A7 in MR2.

ASR = 1, Self Refresh rate is determined by on-die thermal sensor. SRT bit A7 in MR2 is don't care.

## 8.3.3.4 Dynamic ODT (Rtt\_WR)


DDR3 SDRAM introduces a new feature "**Dynamic ODT**". In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR3 SDRAM can be changed without issuing an MRS command. MR2 Register locations A9 and A10 configure the Dynamic ODT settings. In Write leveling mode, only Rtt\_Nom is available. For details on Dynamic ODT operation, refer to section 8.19.3 "**Dynamic ODT**" on page 83.

Publication Release Date: Nov. 22, 2017



# 8.3.4 Mode Register MR3

The Mode Register MR3 controls Multi purpose registers. The Mode Register 3 is written by asserting low on CS#, RAS#, CAS#, WE#, high on BA1 and BA0, and low on BA2 while controlling the states of address pins according to the Figure 8 below.



#### Notes:

- 1. BA2, A3~A14 are reserved for future use and must be programmed to "0" during MRS.
- 2. The predefined pattern will be used for read synchronization.
- 3. When MPR control is set for normal operation (MR3 A[2] = 0) then MR3 A[1:0] will be ignored.

#### Figure 8 - MR3 Definition

# 8.3.4.1 Multi Purpose Register (MPR)

The Multi Purpose Register (MPR) function is used to Read out a predefined system timing calibration bit sequence. To enable the MPR, a MODE Register Set (MRS) command must be issued to MR3 Register with bit A2 = 1. Prior to issuing the MRS command, all banks must be in the idle state (all banks precharged and tRP met). Once the MPR is enabled, any subsequent RD or RDA commands will be redirected to the Multi Purpose Register. When the MPR is enabled, only RD or RDA commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3 bit A2 = 0). Power Down mode, Self Refresh, and any other non-RD/RDA command is not allowed during MPR enable mode. The RESET function is supported during MPR enable mode. For detailed MPR operation refer to section 8.10 "Multi Purpose Register" on page 34.

Publication Release Date: Nov. 22, 2017



# 8.4 No OPeration (NOP) Command

The No OPeration (NOP) command is used to instruct the selected DDR3 SDRAM to perform a NOP (CS# LOW and RAS#, CAS#, and WE# HIGH). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

#### 8.5 Deselect Command

The DESELECT function (CS# HIGH) prevents new commands from being executed by the DDR3 SDRAM. The DDR3 SDRAM is effectively deselected. Operations already in progress are not affected.

#### 8.6 DLL-off Mode

DDR3 DLL-off mode is entered by setting MR1 bit A0 to "1"; this will disable the DLL for subsequent operations until A0 bit is set back to "0". The MR1 A0 bit for DLL control can be switched either during initialization or later. Refer to section 8.8 "Input clock frequency change" on page 28.

The DLL-off Mode operations listed below are an optional feature for DDR3. The maximum clock frequency for DLL-off Mode is specified by the parameter tck(DLL\_OFF). There is no minimum frequency limit besides the need to satisfy the refresh interval, tREFI.

Due to latency counter and timing restrictions, only one value of CAS Latency (CL) in MR0 and CAS Write Latency (CWL) in MR2 are supported. The DLL-off mode is only required to support setting of both CL=6 and CWL=6.

DLL-off mode will affect the Read data Clock to Data Strobe relationship (tDQSCK), but not the Data Strobe to Data relationship (tDQSQ, tQH). Special attention is needed to line up Read data to controller time domain.

Comparing with DLL-on mode, where tDQSCK starts from the rising clock edge (AL+CL) cycles after the Read command, the DLL-off mode tDQSCK starts (AL+CL - 1) cycles after the read command. Another difference is that tDQSCK may not be small compared to tCK (it might even be larger than tCK) and the difference between tDQSCK min and tDQSCK max is significantly larger than in DLL-on mode.

The timing relations on DLL-off mode READ operation is shown in the following Timing Diagram (CL=6, BL=8):




Figure 9 - DLL-off mode READ Timing Operation

Publication Release Date: Nov. 22, 2017