



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# **W681307 Product Datasheet**

**USB1.1 CODEC Microprocessor  
Control Unit with 32KB Mask ROM  
and 4KB RAM.**



## AMENDMENT HISTORY

Ver	Date	Filename	Author	Changes (●: modified, √: added, ✕: removed)	Reference
1.0	2006/11/22	W681307_Data Sheet_V1.0	MCSu		
1.1	2006/12/02	W681307_Data Sheet_V1.1	MCSu	<ul style="list-style-type: none"> <li>• Modify register 0x14C4.</li> <li>• Modify Figure 14-2.</li> </ul>	W681307_Data Sheet_V1.0
1.2	2006/12/28	W681307_Data Sheet_V1.2	MCSu	<ul style="list-style-type: none"> <li>• Modify register 0x14E5.</li> </ul>	W681307_Data Sheet_V1.1
1.3	2007/07/23	W681307_Data Sheet_V1.3	TYChiu	<ul style="list-style-type: none"> <li>• Modify endpoint table 18.2.1.</li> </ul>	W681307_Data Sheet_V1.2



## CONTENTS

1.	GENERAL DESCRIPTION .....	- 9 -
2.	FEATURES .....	- 10 -
3.	PIN CONFIGURATION .....	- 11 -
4.	PINS DESCRIPTION .....	- 12 -
5.	SYSTEM DIAGRAM .....	- 17 -
5.1	Function Block Diagram.....	- 17 -
5.2	I/O Cells in Winbond MCU Chip .....	- 18 -
6.	ELECTRICAL CHARACTERISTICS .....	- 20 -
6.1	Absolute Maximum Ratings.....	- 20 -
6.2	DC Characteristics.....	- 20 -
6.3	Analog Transmission Characteristics .....	- 21 -
6.3.1	Amplitude Response for Analog Transmission Performance.....	- 21 -
6.3.2	Distortion Characteristics for Analog Transmission Performance .....	- 21 -
6.4	Analog Electrical Characteristics .....	- 22 -
6.5	Power Drivers – PO1, 2 .....	- 22 -
6.6	Programmable Output Linear Regulator.....	- 23 -
6.7	USB PHY Electronic Characteristics ( 25°C, VDD_USB = 3.3V, DVDD1, 3 =1.9V).....	- 23 -
6.8	USB PLL Electronic Characteristics ( 25°C, AVDD = 3.3V, DVDD1, 3 =1.9V).....	- 24 -
6.9	The Crystal Specification Requirement.....	- 24 -
6.10	Recommended Crystal Specification .....	- 25 -
7.	MEMORY AND REGISTER MAP .....	- 26 -
7.1	Program Memory Map.....	- 26 -
7.2	Data Memory Map .....	- 26 -
7.3	Register Map.....	- 27 -
7.3.1	Mixer and Speech Logic Registers Overview .....	- 27 -
7.3.2	Support Logic Registers Overview.....	- 27 -
7.3.3	Interface Logic Registers Overview.....	- 28 -
7.3.4	Speech Interface Registers Overview .....	- 28 -
7.3.5	Processor Interface Registers Overview .....	- 29 -
7.3.6	Transcoder DSP Registers Overview.....	- 29 -
7.3.7	Echo Canceller Registers Overview .....	- 30 -
7.3.8	Soft Clip Registers Overview .....	- 31 -
7.3.9	CODEC Digital Part.....	- 31 -
7.3.10	Sounder Path Select .....	- 31 -
7.3.11	Frequency Adjustment of Crystal Oscillator .....	- 31 -
7.3.12	Specific Register.....	- 31 -
7.3.13	VAG Selection .....	- 32 -
7.3.14	CODEC Control Register Overview .....	- 32 -
7.3.15	Specific Registers .....	- 32 -
7.3.16	Test Cases and Debugging Registers Overview .....	- 32 -
7.3.17	Charge Park Detection.....	- 32 -
7.3.18	DA High Pass Filter Selection .....	- 33 -
7.3.19	TI PATH Selection .....	- 34 -
7.3.20	Network side / Acoustic side Power Measurement.....	- 34 -
7.3.21	PCM Highway Channel Registers Overview .....	- 35 -
7.3.22	SPI Interface Registers Overview .....	- 35 -
7.3.23	Data Flash SPI Interface Registers Overview.....	- 36 -



7.3.24	W2S Interface Registers Overview .....	- 36 -
7.3.25	USB Control Registers Overview .....	- 37 -
7.3.26	ISP Mode .....	- 38 -
8.	SUPPORT LOGIC .....	- 39 -
8.1	Clock Control & Reset 32K .....	- 40 -
8.1.1	Overview .....	- 40 -
8.1.2	Functionality .....	- 40 -
8.1.3	Clock Enable Register .....	- 40 -
8.2	Interrupt Control .....	- 41 -
8.2.1	Overview .....	- 41 -
8.2.2	Functionality .....	- 41 -
8.2.3	Interrupt Registers .....	- 43 -
8.2.4	Extends of interrupt .....	- 44 -
8.3	Ringer Tone Generator .....	- 45 -
8.3.1	Overview .....	- 45 -
8.3.2	Functionality .....	- 45 -
8.3.3	Sounder Tone Register Definition .....	- 46 -
8.3.4	Sounder Volume Register Definition .....	- 46 -
8.3.5	Example of use .....	- 46 -
8.3.6	Sounder Registers .....	- 47 -
8.4	PIEZO Tone Generator .....	- 48 -
8.4.1	Overview .....	- 48 -
8.4.2	Functionality .....	- 48 -
9.	INTERFACE LOGIC .....	- 49 -
9.1	Keypad Scanner .....	- 49 -
9.1.1	Overview .....	- 49 -
9.1.2	Use of the Keypad Scanner .....	- 50 -
9.1.3	Use of a Software Keypad Scanner .....	- 50 -
9.2	I/O Ports .....	- 50 -
9.3	Keypad Control Registers .....	- 51 -
9.3.1	Key Location and Size Programming .....	- 53 -
9.4	Timers .....	- 53 -
9.4.1	Watch Dog Control .....	- 54 -
9.4.2	Timer 1ms Control1 .....	- 54 -
9.4.3	Timer Control .....	- 54 -
9.4.4	1S Counter .....	- 55 -
9.4.5	Watch Dog Kick .....	- 55 -
9.4.6	1ms Counter .....	- 55 -
10.	SPEECH INTERFACE .....	- 56 -
10.1	Overview .....	- 56 -
10.2	Functionality .....	- 56 -
10.3	PCM Serial Interface .....	- 57 -
10.3.1	Use with Additional External Lines .....	- 57 -
10.3.2	I/O Ports .....	- 57 -
10.3.3	Status of Speech Interface When Reset .....	- 58 -
10.4	Internal CODEC Control .....	- 58 -
10.5	PCM Interface Registers .....	- 58 -
10.5.1	Speech Control 0 .....	- 58 -



10.5.2	Specific Register.....	- 58 -
10.5.3	Speech IO Direction .....	- 59 -
10.5.4	Speech IO Input Data.....	- 59 -
10.5.5	Speech IO Output Data.....	- 59 -
10.5.6	Speech IO Mask.....	- 60 -
10.5.7	Fsync Counter .....	- 60 -
10.6	The multiplexer to connect 5 PCM channels to 4 processor channels.....	- 60 -
10.6.1	Multiplexer control register .....	- 60 -
10.7	PCM Highway Interface.....	- 61 -
10.7.1	The Introduction of PCM Modes .....	- 61 -
10.7.2	The Description of PCM Highway Interface Registers .....	- 63 -
10.8	Digital Gain Multiplexer .....	- 66 -
10.8.1	Fine-Tuning Gain Stage Registers .....	- 66 -
11.	PROCESSOR INTERFACE.....	- 70 -
11.1	Overview .....	- 70 -
11.2	Functionality .....	- 70 -
11.3	Processor Access Sequencer .....	- 70 -
11.4	Read Multiplexer .....	- 73 -
11.5	Processor Interface Control Registers .....	- 73 -
11.5.1	AuxOpPort.....	- 73 -
11.5.2	DiagSel .....	- 74 -
11.5.3	Diag_CS.....	- 75 -
11.5.4	Diag_CS3.....	- 76 -
11.5.5	Multiplier_Enable.....	- 77 -
11.6	In System Programming Mode.....	- 77 -
11.6.1	Hardware Setting Usage.....	- 77 -
11.6.2	Software Command Usage .....	- 77 -
11.6.3	ISP_CTRL (Hardware & Watchdog Reset Control Register).....	- 78 -
11.6.4	Specific Register.....	- 78 -
11.7	MASK ROM Mode.....	- 79 -
11.7.1	Usage.....	- 79 -
12.	SPEECH PROCESSOR.....	- 80 -
12.1	Transcoder DSP.....	- 80 -
12.2	The Description of the Activation Registers.....	- 81 -
12.2.1	MIXER_EN .....	- 81 -
12.2.2	SPEECH LOGIC_EN .....	- 81 -
12.3	The Description of Transcoder DSP Registers.....	- 81 -
12.3.1	Connect0.....	- 82 -
12.3.2	Specified Register .....	- 82 -
12.3.3	Specified Register .....	- 82 -
12.3.4	Specified Register .....	- 82 -
12.3.5	PCMmode0.....	- 83 -
12.3.6	InputGain0 .....	- 83 -
12.3.7	OutputGain0 .....	- 83 -
12.3.8	ToneFreqA0 .....	- 83 -
12.3.9	ToneFreqB0 .....	- 84 -
12.3.10	ToneVolA0 .....	- 84 -
12.3.11	ToneVolB0.....	- 84 -



12.3.12	ToneEna0.....	- 84 -
12.3.13	SideTone.....	- 85 -
12.3.14	Loopback_EN.....	- 85 -
12.3.15	Specified Register.....	- 85 -
12.3.16	Connect1 ~ ToneEna1.....	- 85 -
12.3.17	Connect2 ~ ToneEna2.....	- 85 -
12.3.18	SideToneChannel_Ena.....	- 86 -
12.3.19	Connect3 ~ ToneEna3.....	- 86 -
12.4	PCM Mixer Matrix.....	- 86 -
12.5	Gain Tables.....	- 86 -
13.	ECHO CANCELLER.....	- 89 -
13.1	Half AEC Block Diagram.....	- 89 -
13.1.1	Acoustics Suppression.....	- 89 -
13.1.2	Network Power Estimation.....	- 90 -
13.1.3	Acoustic Power Estimation.....	- 90 -
13.1.4	Auto Gain Control.....	- 91 -
13.2	The Software Interface of Speech Processor.....	- 91 -
13.3	Activation Registers.....	- 91 -
13.3.1	UP_CONFIG.....	- 91 -
13.3.2	UP_RESET.....	- 92 -
13.3.3	EC_BELTA.....	- 92 -
13.3.4	Specific Register.....	- 92 -
13.4	Performance Adjustment Registers.....	- 92 -
13.4.1	Acoustic Suppressor Register.....	- 92 -
13.4.2	Acoustic Side Control Registers.....	- 93 -
13.4.3	Network Side Control Registers.....	- 95 -
13.4.4	ACOUSTIC / NETWORK Active Status.....	- 98 -
13.4.5	AGC Control Registers.....	- 98 -
13.4.6	Noise Suppressor Registers.....	- 100 -
13.4.7	AEC Soft Clip.....	- 101 -
13.5	Acoustic Side / Network Side Power Measurement.....	- 106 -
13.5.1	ACOUSTIC_SHORT_TERM_POWER.....	- 106 -
13.5.2	ACOUSTIC_LONG_TERM_POWER.....	- 106 -
13.5.3	ACOUSTIC_POWER_DEVIATION.....	- 107 -
13.5.4	ACOUSTIC / NETWORK Active Status.....	- 107 -
13.5.5	NETWORK_SHORT_TERM_POWER.....	- 107 -
13.5.6	NETWORK_LONG_TERM_POWER.....	- 108 -
13.5.7	NETWORK_POWER_DEVIATION.....	- 108 -
13.5.8	ACOUSTIC / NETWORK Active Status.....	- 108 -
14.	SYSTEM FUNCTION.....	- 109 -
14.1	Power On Reset.....	- 109 -
14.1.1	CODEC On/Off Scheme.....	- 109 -
14.1.2	CODEC Digital Part.....	- 110 -



14.2	ADC Adaptive Bit Flip Probability .....	- 110 -
14.3	Sounder Signal Selection .....	- 111 -
14.4	Frequency Adjustment of Crystal Oscillator .....	- 112 -
14.5	Specific Register .....	- 113 -
14.6	VAG Selection .....	- 113 -
14.7	TG Gain Register .....	- 114 -
14.8	PO Gain Register .....	- 115 -
14.9	The PCM CODEC .....	- 117 -
14.9.1	Block Diagram .....	- 117 -
14.9.2	Analog Interface and Signal Path .....	- 117 -
14.9.3	Control Register: CODEC_CTRL .....	- 118 -
14.9.4	Specific Register .....	- 119 -
14.9.5	Specific Register .....	- 119 -
14.10	RECEIVE_DIAG .....	- 119 -
14.11	Specific Register .....	- 121 -
14.12	EnAllClock .....	- 121 -
14.13	CODEC_Test_Sel .....	- 121 -
14.14	Test_SYSCLKOUT .....	- 122 -
14.15	BGP_LPF_EN .....	- 122 -
14.16	CODEC Status Indicator .....	- 122 -
14.17	BandGap Voltage Adjustment .....	- 123 -
14.18	Specific Register .....	- 123 -
14.19	Linear Regulator Voltage Controller Register .....	- 123 -
14.20	Core PWR_Det .....	- 124 -
14.21	DA High Pass Filter Selection .....	- 124 -
14.22	TI Path Selection .....	- 125 -
15.	SERIAL PERIPHERAL INTERFACE .....	- 127 -
15.1	Serial Peripheral Interface – SPI signals .....	- 127 -
15.1.1	SPI_Control 0 .....	- 128 -
15.1.2	SPI_Control 1 .....	- 128 -
15.1.3	SPI Status .....	- 129 -
15.1.4	SPI Interrupt Enable .....	- 129 -
15.1.5	DumpByte .....	- 129 -
15.1.6	Write TX FIFO .....	- 129 -
15.1.7	Read RX FIFO .....	- 130 -
15.1.8	SPI_Transfer_Size .....	- 130 -
15.1.9	SPI_Start_rtx .....	- 130 -
16.	SPI FOR SERIAL DATA FLASH .....	- 131 -
16.1	Introduction to SPI of Serial Data Flash .....	- 131 -
16.2	Block Diagram .....	- 131 -
16.3	Data Format .....	- 132 -
16.4	FSM .....	- 134 -
16.5	FIFO/RAM .....	- 134 -
16.6	Interrupt .....	- 134 -
16.7	DF_SPI Register Group .....	- 134 -
16.7.1	DF_CLK .....	- 134 -
16.7.2	DF_CMD_LEN .....	- 135 -
16.7.3	DF_DATA_LEN .....	- 135 -





16.7.4	DF_INTR_REG .....	- 135 -
16.7.5	DF_CMD_B1 ~ DF_CMD B5 .....	- 136 -
16.7.6	DF_CLK_FORMAT .....	- 137 -
16.7.7	DF_FIFO_DATA .....	- 138 -
16.7.8	DF_CNT .....	- 138 -
16.7.9	DF_WR_CNT .....	- 139 -
16.7.10	DF_RD_CNT .....	- 139 -
16.8	Example of W25X20/40/80 Serial Flash .....	- 139 -
17.	WINBOND 2-WIRE SERIAL BUS .....	- 141 -
17.1	Introduction to Winbond 2-Wire Serial bus .....	- 141 -
17.2	The Description of W2S Register .....	- 141 -
17.2.1	W2S_Enable .....	- 141 -
17.2.2	EEPROM_Config .....	- 142 -
17.2.3	Prescale_Lo .....	- 142 -
17.2.4	Prescale_Hi .....	- 142 -
17.2.5	RdWrFIFO .....	- 143 -
17.2.6	Force_Activity .....	- 143 -
17.2.7	W2S_Status .....	- 143 -
17.2.8	FIFORdPtr .....	- 144 -
17.2.9	FIFOWrPtr .....	- 144 -
17.2.10	ForceAckFail .....	- 144 -
17.2.11	W2S_Misc .....	- 144 -
18.	USB DEVICE CONTROLLER AND TRANSCEIVER .....	- 145 -
18.1	Overview .....	- 145 -
18.2	Functionality .....	- 145 -
18.2.1	Endpoints .....	- 146 -
18.2.2	Descriptor Rom .....	- 146 -
18.2.3	Configurations and Interfaces .....	- 147 -
18.2.4	Audio Class .....	- 148 -
18.2.5	HID Class .....	- 149 -
18.2.6	USB ISP mode .....	- 150 -
18.2.7	Vendor Command .....	- 150 -
18.3	USB Registers .....	- 150 -
18.3.1	USB Enable Register .....	- 150 -
18.3.2	USB Interrupt Register A .....	- 150 -
18.3.3	USB Interrupt Register B .....	- 151 -
18.3.4	EndPoint 0 – Control In/Out Registers .....	- 152 -
18.3.5	EndPoint 1 and 2 – ISO In/Out Registers .....	- 153 -
18.3.6	EndPoint 3 – Bulk In Registers .....	- 155 -
18.3.7	EndPoint 4 – Bulk Out Registers .....	- 156 -
18.3.8	EndPoint 5 – Interrupt In Registers .....	- 157 -
18.3.9	Specific Register .....	- 158 -
18.3.10	Specific Register .....	- 158 -
18.3.11	Specific Register .....	- 158 -
19.	PACKAGE DIMENSIONS .....	- 159 -

**1. GENERAL DESCRIPTION**

The main product targets for the USB CODEC MCU chip are :

- 27.648MHz four cycle 8032 MCU
- Support external Flash and easy transfer to low cost Mask ROM production
- Universal Serial Bus (USB) v1.1 compliant device controller and PHY, capable of full speed communication (12MHz) with up to 5 configuration end –points
- 8KHz voice sampling rate and 16bits of ADC/DAC
- Support AEC/AGC for on-chip speaker phone support
- Support Keypad function

Winbond MCU chip will be available in the following package

Device	Package	Description
W681307D xxxx	100 pin LQFP	Normal mode, Mask ROM 32K, x2 CLK



## 2. FEATURES

### Micro controller

- Embedded 27.648MHz WINBOND® Turbo 8032 Micro-Controller with 4 Clocks per Machine Cycle
- 4K system RAM, 32K MASK ROM
- Core 1.9V, I/O 3.3V
- Power on Reset circuit
- Software Power Down mode
- In system Programming (ISP) for 29/39/49 series flash ROM
- Built-in Keypad Scan, Watchdog, Wait State

### Speech Processor/Interface

- 4 Processor Channels
- Programmable input/output gain stage
- Programmable Auto Gain Control (AGC) stage
- Programmable Soft Clip gain stage
- Acoustic Echo Cancellation (AEC) with half duplex, absolute/relative mode
- PCM interface for External CODEC or PCM interface
- SNDR output
- Built in DTMF tone generator

### PCM CODEC

- One Built-in PCM CODEC
- Analogue input amplifier with Internal programmable gain stage
- Analog output amplifier: Push pull drive, Internal programmable gain stage

### USB 1.1

- Universal Serial Bus USB v1.1 compliant device controller and PHY, capable of full speed communication (12MHz) with up to 5 configuration end –points.

### UART

- T8032 UART for data transmit application.

### PCM Highway

- The 1<sup>st</sup> PCM Highway has four channels..
- All channels support 8/16 bits pcm format, and IOM2 mode.
- Works in master or slave modes with external CODEC.

### W2S

- Support three EEPROM format page modes.
- Support six kinds of W2S bus clocks.

### SPI interface

- Works in master or slave modes.

### SPI Flash interface

- Works in master with the Winbond SPI interface of series flash.

### ISP


- In-system-Programming capability with software command via UART or USB interface.

### Package

- 100 pin LQFP package



3. PIN CONFIGURATION





#### 4. PINS DESCRIPTION

Pin no.	Pin name	I/O	State during Reset	State after Reset	Pin type section	Function Description	Alternative Function
1	KR0	I/O	Input H	Input H	PC3B01U	Keypad Scan row output	GPIO
2	KR1	I/O	Input H	Input H	PC3B01U	Keypad Scan row output	GPIO
3	KR2	I/O	Input H	Input H	PC3B01U	Keypad Scan row output	GPIO
4	KR3	I/O	Input H	Input H	PC3B01U	Keypad Scan row output	GPIO
5	KR4	I/O	Input H	Input H	PC3B01U	Keypad Scan row output	GPIO
6	KC0	I/O	Input L	Input L	PC3B01D	Keypad Scan column input	GPIO
7	KC1	I/O	Input L	Input L	PC3B01D	Keypad Scan column input	GPIO
8	KC2	I/O	Input L	Input L	PC3B01D	Keypad Scan column input	GPIO
9	KC3	I/O	Input L	Input L	PC3B01D	Keypad Scan column input	GPIO
10	PCM_IN	I/O	Input H	Input H	PC3B02U	PCM high way, Data input	GPIO
11	PCM_OUT	I/O	Input H	Input H	PC3B02U	PCM high way, Data output	GPIO
12	PCM_CLK	I/O	Input L	Input L	PC3B02D	PCM high way, Clock In/Output	GPIO
13	PCM_FSC	I/O	Input L	Input L	PC3B02D	PCM high way, Frame pluse In/Output	GPIO
14	$\overline{\text{ISP\_WR}}$	O	Input H	Input H	PC3B02U	In the normal mode operation, this pin is high. In the in-system-programming (PROG) state, this pin is used for WR function for writing flash memory program.	
15	$\overline{\text{PSEN}}$	O	Input H	Output H	PC3B02U	8032T for Program Memory Strobe Enable	
16	ALE	I/O	Input H	Output H	PC3B02U	Output address latch enable (ALE) function	
17	DVDD4	PWR	-	-	PVDDC	Digital supply voltage 4 (for digital I/O pads power)	
18	AD7	I/O	Input H	Input H	PC3B02U	8032T Multiplexed Address/Data pin 7	
19	AD6	I/O	Input H	Input H	PC3B02U	8032T Multiplexed Address/Data pin 6	
20	AD5	I/O	Input H	Input H	PC3B02U	8032T Multiplexed Address/Data pin 5	
21	AD4	I/O	Input H	Input H	PC3B02U	8032T Multiplexed Address/Data pin 4	
22	AD3	I/O	Input H	Input H	PC3B02U	8032T Multiplexed Address/Data pin 3	
23	AD2	I/O	Input H	Input H	PC3B02U	8032T Multiplexed Address/Data pin 2	
24	AD1	I/O	Input H	Input H	PC3B02U	8032T Multiplexed Address/Data pin 1	
25	AD0	I/O	Input H	Input H	PC3B02U	8032T Multiplexed Address/Data pin 0	
26	DVDD2	PWR	-	-	PVDDR	Digital supply voltage 2 (for digital I/O pads power)	
27	DGND2	PWR	-	-	PVSSR	Digital ground 2 (I/O ground)	



29	A9	I/O	Input H	Output H	PC3B02U	8032T Address Line 9	
30	A10	I/O	Input H	Output H	PC3B02U	8032T Address Line 10	
31	A11	I/O	Input H	Output H	PC3B02U	8032T Address Line 11	
32	A12	I/O	Input H	Output H	PC3B02U	8032T Address Line 12	
33	A13	I/O	Input H	Output H	PC3B02U	8032T Address Line 13	
34	A14	I/O	Input H	Output H	PC3B02U	8032T Address Line 14	
35	NC	I/O	Input H	Output H	PC3B02U	No connection	
36	P3.5 /A1	I/O	Input H	Input H	PC3B02U	Port3 Bit 5 of 8032T	
37	P3.4 /A0	I/O	Input H	Input H	PC3B02U	Port3 Bit 4 of 8032T	
38	P3.1 /TXD0	I/O	Input H	Input H	PC3B02U	Port 3 Bit 1 or TXD serial transmit data port of internal 8032 Turbo	
39	P3.0 /RXD0	I/O	Input H	Input H	PC3B02U	Port 3 Bit 0 or RXD serial receive data port of internal 8032 Turbo	
40	$\overline{CS2}$ / SPI_CS	I/O	Input H	Output H	PC3T02	External Chip Select	General Purpose Output
41	$\overline{CSI}$ / DF_CS	I/O	Input H	Output H	PC3T02	External Chip Select	General Purpose Output
42	$\overline{RD}$ /P3.7	I/O	Input H	Input H	PC3B02U	8032T Read Strobe	P3.7 is 8032 I/O
43	$\overline{WR}$ /P3.6	I/O	Input H	Input H	PC3B02U	8032T Write Strobe	P3.6 is 8032 I/O
44	P1.6 /MISO/SDI	I/O	Input H	Input H	PC3B02U	Port 1 Bit 6	SPI function
45	P1.5 /MOSI/SDO /CS3	I/O	Input H	Input H	PC3B02U	Port 1 Bit 5	SPI function or External Chip Select
46	P1.4 /SCK	I/O	Input H	Input H	PC3B02U	Port 1 Bit 4 or SPI interface clock output	This pin also supports wait state function.
47	P1.3 /SCL	I/O	Input H	Input H	PC3B02U	Port 1 Bit 3 or W2S interface clock output of programming EEPROM.	
48	P1.2 /SDA	I/O	Input H	Input H	PC3B02U	Port 1 Bit 2 or W2S interface serial data of programming EEPROM.	
49	P1.1	I/O	Input H	Input H	PC3B02U	Port 1 Bit 1	
50	P1.0	I/O	Input H	Input H	PC3B02U	Port 1 Bit 0	
51	EXT_ROM	I	Input H	Input	PC3D01U	When set this pin to high then the chip goes into external ROM mode.	
52	DGND3	PWR	-	-	PVSSC	Digital ground 3 (core power ground)	
53	DVDD3	PWR	-	-	PVDDC	Digital supply voltage 3 for core power, which should connect to DVDD1.	
54	VDD_OSC	PWR	-	-	PVDDC	Oscillation circuits supply voltage.	
55	XTAL1	I	Active	Active	PAnalog	13.824Mhz Crystal oscillator output	
56	XTAL2	O	Active	Active	PAnalog	13.824Mhz Crystal oscillator input	
57	GND_OSC	PWR	-	-	PVSSC	Oscillation circuits ground	




58	RESETOUT	O	L	H	PC3o01	Chip reset indication output. Active high after the reset state.
59	DVDD5	PWR	-	-	PVDDC	Digital supply voltage 5 (for digital I/O pads power)
60	DGND5	PWR	-	-	PVSSC	Digital ground 5 (I/O ground)
61	NC	O	Tristate	Tristate	PC3T02	No connection
62	SYCLKOUT	O	Tristate	L	PC3T02	13.824 MHz system clock output
63	NC	O	Tristate	Tristate	PC3T02	No connection
64	NC	O	Tristate	Tristate	PC3T01	No connection
65	NC	O	Tristate	Tristate	PC3B01	No connection
66	NC	O	Tristate	Tristate	PC3T01	No connection
67	NC	O	Tristate	Tristate	PC3T01	No connection
68	NC	O	Tristate	Tristate	PC3T02	No connection
69	NC	O	Tristate	Tristate	PC3T02	No connection
70	NC	O	Tristate	Tristate	PC3T02	No connection
71	NC	O	Tristate	Tristate	PC3T01	No connection
72	NC	O	Tristate	Tristate	Analog	No connection
73	NC	I	Hi-Z	Hi-Z	Analog	No connection
74	AGND2	PWR	-	-	PVSSC	Analog ground for OP2 output amplifier
75	PO1P	O	Tristate	Tristate	PAnalog	Power amplifier output (non-inverting) - This pin is the non-inverting power amplifier output, which is an inverted version of the signal at PO1N. This pin is capable of driving a 120 $\Omega$ load to PO1N at 3V supply power. This pin is D.C. referred to the VAG pin. This pin is tri-state when the chip is in analog CODEC power down mode.
76	PO1N	O	Tristate	Tristate	PAnalog	Power amplifier output (inverting) - This pin is the inverting power amplifier output. This pin is capable of driving a 120 $\Omega$ load to PO1P at 3V supply voltage. This pin is D.C. referred to the VAG pin. The PO1P and PO1N outputs are differential. This pin is tri-state when the chip is in analog CODEC power down mode.
77	PO2P	O	Tristate	Tristate	PAnalog	Power amplifier output (non-inverting) - This pin is the non-inverting power amplifier output, which is an inverted version of the signal at PO2N. This pin is capable of driving a 16 $\Omega$ load to PO2N at 3V supply power. This pin is D.C. referred to the VAG pin. This pin is tri-state when the chip is in analog CODEC power down mode.
78	PO2N	O	Tristate	Tristate	PAnalog	Power amplifier output (inverting) - This pin is the inverting power amplifier output. This pin is capable of driving a 16 $\Omega$ load to PO2P at 3V supply voltage. This pin is D.C. referred to the VAG pin. The PO2P and PO2N outputs are differential. This pin is tri-state when the chip is in analog CODEC power down mode.
79	AVDD2	PWR	-	-	PVDDC	Analog supply voltage for OP2 amplifier
80	AVDD1	PWR	-	-	PVDDC	Analog supply voltage
81	RESETC	O	Tristate	Tristate	PAnalog	It should connect a capacitor for internal power on reset circuit.
82	REG_CTRL	O	Active	Active	PAnalog	Output signal of 3V linear regulator to drive the PNP transistor.
83	VAG	O	Tristate	1.5V	PAnalog	Analog reference voltage. This pin possesses the analog virtual ground of internal CODEC circuits.
84	VBGP	O	1.0V	1.0V	PAnalog	The Band gap output voltage. It is 1.0V volt typically.
85	AGND1	PWR	-	-	PVSSC	Analog ground
86	TI1+	I	Hi-Z	Hi-Z	PAnalog	This is the non-inverting input of the transmission operational amplifier TG1.
87	TI1-	I	Hi-Z	Hi-Z	PAnalog	This is the inverting input of the transmission operational amplifier TG1.
88	TI2+	I	Hi-Z	Hi-Z	PAnalog	This is the non-inverting input of the transmission operational amplifier TG2.
89	TI2-	I	Hi-Z	Hi-Z	PAnalog	This is the non-inverting input of the transmission operational amplifier TG2.



90	VSS_REG	PWR	-	-	PVSSC	Ground of 3.0V linear regulator.
91	VDD_REG	PWR	-	-	PVDDC	3.3V input of 3.0V linear regulator.
92	DVDD1	PWR	-	-	PVDDC	1.9V linear regulator output for internal digital core power supply. Connect a large capacitor (>10uF) for output regulation.
93	DGND1	PWR	-	-	PVSSC	Digital ground 1 (core power ground)
94	PLL_LPF	O	Tristate	Tristate	Panalog	Internal 48MHz PLL charge pump output. Put a passive LPF filter in the pin to ground.
95	VSS_USB	PWR	-	-	PVSSC	USB analog front end ground.
96	USB_DP	Analog I/O	Hi-Z	Hi-Z	PAnalog	USB D+ connection. Series termination resistors ( $22\Omega \pm 1\%$ ) are required for impedance of USB bus. The USB Spec1.1 states that the impedance of each driver is required to be between 28 and 44 $\Omega$ . This chip drive output resistance is 8 to 10 $\Omega$ . Therefore, the $22\Omega \pm 1\%$ series resistors are used.
97	USB_DN	Analog I/O	Hi-Z	Hi-Z	PAnalog	USB D- connection. Series termination resistors ( $22\Omega \pm 1\%$ ) are required for impedance of USB bus. The USB Spec1.1 states that the impedance of each driver is required to be between 28 and 44 $\Omega$ . This chip drive output resistance is 8 to 10 $\Omega$ . Therefore, the $22\Omega \pm 1\%$ series resistors are used.
98	VDD_USB	PWR	-	-	PVDDC	USB analog front end supply power. Full speed devices are identified by pulling D+ to 3.3V $\pm 0.3$ Volts via a 1.5k $\Omega \pm 5\%$ resistor. The baseband chip inside has been built in the 1.5k $\Omega \pm 20\%$ resistor and the default is disconnected to VDD_USB. The
99	NC	I	Input	Input	PC3D21	No connection
100	SNDR	O	Output L	Output L	PC3B02U	Sounder output - This is a control pin to turn on/off the external transistor, which is used to supply the high peak currents that magnetic sounders typically require.

**\* When /CS2 is pull low in the initial power on state. Then the chip will enter into the hardware ISP mode to download the system program code via UART or USB ports.**


\* P1.2; P1.3 and P1.4 multiple functions :








\* P1.5 and P1.6 multiple functions :



\* P3.4 and P3.5 multiple functions :







5. SYSTEM DIAGRAM

5.1 Function Block Diagram

The function block diagrams of the MCU chip and speech interface are shown below :





## 5.2 I/O Cells in Winbond MCU Chip

Chartered Semiconductor (Artisan) 0.25um Integral I/O cell library

PC3B02U  
3V CMOS 3-State I/O Pad with Pull-up Resistor, 2mA




Figure 5-1: PC3B02U pad

PC3B02D  
3V CMOS 3-State I/O Pad with Pull-down Resistor, 2mA




Figure 5-2: PC3B02D pad

PC3o02  
3V CMOS Output Pad, 2mA




Figure 5-3: PC3o02 pad

PC3D01D  
3V CMOS Input only Pad with Pull-down Resistor




Figure 5-4: PC3D01D pad



PC3D01U  
3V CMOS Input only Pad with Pull-up Resistor




Figure 5-5: PC3D01U pad

PC3D21U  
3V CMOS Schmitt non inverting Input only Pad with Pull-up Resistor




Figure 5-6: PC3D01D pad

PC3T01/02  
3V CMOS 3-State Output Pad, 1mA/2mA




Figure 5-7: PC3T01 pad



## 6. ELECTRICAL CHARACTERISTICS

### 6.1 Absolute Maximum Ratings

(Voltage Referenced to AGND pin)

PARAMETER	SYMBOL	RATING	UNIT
Core Power Supply Voltage, pin 53, 92	DVDD	1.9	V
I/O Power Supply Voltage, pin 17, 26, 59	IOVDD	2.7 ~ 3.6	V
Power Supply Voltage , pin 80	AVDD	3.0 ~ 3.6	V
DC Supply Voltage for USB Ouput Stage	VDD_USB	3.0 ~ 3.6	V
Operating Temperature	TOP	-10 to +55	°C
Storage Temperature	TSTG	-85 to +85	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

### 6.2 DC Characteristics

(AGND = 0 volt TOP = -10 to +55 °C)

PARAMETER	SYM.	CONDITION	MIN.	TYP.	MAX	UNIT
Core Operating Current	I <sub>core</sub>		-	6	-	mA
I/O Operating Current	I <sub>I/O</sub>		-	6	-	mA
Analog Operating Current	I <sub>ANA</sub>			5		mA
Input High Voltage	V <sub>IH</sub>	All digital input pins	VDD ×0.7	-	-	V
Input Low Voltage	V <sub>IL</sub>	All digital input pins	0	-	VDD ×0.3	V
Output High Voltage	V <sub>OH</sub>	DT, SSP Tx	VDD× 0.75	-	-	V
Output Low Voltage	V <sub>OL</sub>	DT, SSP Tx	0	-	VDD× 0.25	V
Input High Current	I <sub>IH</sub>	AGND ≤ V <sub>in</sub> ≤ AVDD	-10	-	+10	μA
Input Low Current	I <sub>IL</sub>	AGND ≤ V <sub>in</sub> ≤ AVDD	-10	-	+10	μA
Input Capacitance	C <sub>IN</sub>	All digital input pins to AGND	-	-	10	pF



### 6.3 Analog Transmission Characteristics

(AVDD = +3.0V ±5%, AGND = 0 volt, Top = -10 to +55° C ; all analog signal referenced to VAG; 64 Kbps PCM; FST = FSR = 8 KHz; BCLKT = BCLKR = 1.536 MHz; MCLK = 13.824 MHz ; Unless otherwise noted)

#### 6.3.1 Amplitude Response for Analog Transmission Performance

PARAMETER	SYM.	CONDITION	TYP.	A/D		D/A		UNIT
				MIN.	MAX.	MIN.	MAX.	
Absolute Level *	LABS	0 dBm0 = -3.0 dBm @ 600	0.549	---	---	---	---	Vrms
Max. Transmit Level	TXMAX	---	VAG - 1dB	---	---	---	---	Vpk
Frequency Response, Relative to 0 dbm0 @ 1020Hz	GRTV	15 Hz	---	---	---	-60	-0.5	dB
		50 Hz	---	---	---	-40	-0.5	
		100 Hz	---	---	---	-20	-0.5	
		200 Hz	---	---	-3	-5	-0.5	
		300 to 3000 Hz	---	---	-0.20	+0.15	-0.20	
		3300 Hz	---	---	-0.35	+0.15	-0.35	
		3400 Hz	---	---	-0.5	0	-0.5	
		4000 Hz	---	---	---	---	-12	
Gain Variation vs Level Tone (1020 Hz relative to -10 dBm0)	GLT	+3 to -40 dBm0	---	-0.3	+0.3	-0.2	+0.2	dB
		-40 to -50 dBm0	---	-1.0	+1.0	-0.4	+0.4	
		-50 to -55 dBm0	---	-1.6	+1.6	-0.8	+0.8	

#### 6.3.2 Distortion Characteristics for Analog Transmission Performance

PARAMETER	SYM.	CONDITION	TYP.	TRANSMIT		RECEIVE		UNIT
				MIN.	MAX.	MIN.	MAX.	
Absolute Group Delay	DABS	1600 Hz	---	---	250	---	200	μS
Group Delay Referenced to 1600 Hz	DRTV	500 to 600 Hz	---	---	250	---	30	μS
		600 to 1000 Hz	---	---	200	---	20	
		1000 to 2600 Hz	---	---	70	---	70	
		2600 to 2800 Hz	---	---	100	---	120	
		2800 to 3000 Hz	---	---	145	---	200	
Total Distortion vs. Level Tone (1020 Hz, Mu-Law, C-Message)	DLT	+3 dBm0	---	36	---	34	---	dBC
		0 to -30 dBm0	---	36	---	36	---	
		-40 dBm0	---	29	---	30	---	
		-45 dBm0	---	25	---	25	---	



## 6.4 Analog Electrical Characteristics

(OP Amplifier TG and VAG; AVDD = +3.0V ±5%, AGND = 0V; Top = -10 to +55° C)

PARAMETER	SYM.	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input Current of TG		TI1+, TI1- TI2+, TI2-	---	±0.01	±1.0	μA
AC Input Impedance to VAG for TG (1 kHz)	R <sub>TIIN</sub>	TI1+, TI1- TI2+, TI2-	---	1.0		M
Input Capacitance of TG	C <sub>TIIN</sub>	TI1+, TI1- TI2+, TI2-	---	---		pF
Input Offset voltage of TG	V <sub>OFIN</sub>	TI1+, TI1- TI2+, TI2-	---	---	25	mV
Input Common Mode Voltage of TG	V <sub>CMV</sub>	TI1+, TI1- TI2+, TI2-	0.5	---	AVDD-0.8	V
Input Common Mode Rejection Ratio of TG		TI1+, TI1- TI2+, TI2-		60	100	dB
Gain Bandwidth Product of (10kHz) R <sub>load</sub> ≥ 10 K		TI1+, TI1- TI2+, TI2-		975		KHz
DC Open Loop Gain of TG R <sub>load</sub> ≥ 10 K		TI1+, TI1- TI2+, TI2-	80	95		dB
Bandgap voltage	V <sub>BGAP</sub>	Ref to AGND		1.0		V
VAG Output Voltage	V <sub>VAG</sub>	Ref to AGND		1.5		V
VAG Output Current with less than 50 mV change in output voltage	I <sub>VAG</sub>	V <sub>VAG</sub> . 50mV		1		mA
Power Supply Rejection Ratio	PSRR	TG	---	55	---	dB

## 6.5 Power Drivers – PO1, 2

(AVDD = +3.0V ±5%, AGND = 0V; Top = -10 to +55° C)

PARAMETER	SYM.	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Output Offset Voltage of PO1+ (PO2+) relative to PO1-(PO2-)		Inverted Unity Gain for PO-			30	mV
PO1+(PO2+), PO1-(PO2-) Output Current @ VAG=1.5V, R <sub>L</sub> =120, THD<1%		VAG-0.7 V ≤ PO+ ,PO- ≤ VAG+0.7 V		6		mA
PO1+(PO2+), PO1-(PO2-) Output Resistance		Inverted Unity Gain for PO-		10		Ω
Gain Bandwidth Product @ 10 kHz		Open Loop for PO-		433		kHz
Load Capacitance for PO	C <sub>LAP</sub>	PO- to PO+	---	---	300	pF
Gain of PO1+(PO2+) relative to PO1-(PO2-)				0	0.2	dB
Load Resistance differentially for PO1	R <sub>LDAP</sub>	PO1- to PO1+	---	120	---	Ω
Load Resistance differentially for PO2	R <sub>LDAP</sub>	PO2- to PO2+	---	16	---	Ω



## 6.6 Programmable Output Linear Regulator

Linear Regulator 1 (REG1) T = 25°C, External Transistor PNP: BC807-25

PARAMETERS	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Current Consumption during Operation	Idle,		50		uA
Current Consumption during Power off			1		nA
Drop Out Voltage	I <sub>out</sub> = 100mA		0.3		V
Input Voltage		3.3		3.6	V
Programmable Output Voltage Range	I <sub>out</sub> = 100mA	3.0		3.3	V
Maximum Output Current (PNP)	The characteristics vary with the associated external components (PNP).		250		mA
Load Regulation (PNP)	V <sub>in</sub> = 3.3V, V <sub>out</sub> =3.0V, I <sub>out</sub> = 100mA		50		mV
Line Regulation (PNP)	V <sub>in</sub> =3.3V...3.6V, V <sub>out</sub> =3.0V, I <sub>out</sub> = 100mA		50		dB
REG_CTRL Sink Current	V <sub>in</sub> =3.3V, V <sub>out</sub> =3.0V*0.95		Tbf		mA
REG_CTRL leakage Current during Power Off	V <sub>in</sub> = 3.3V, V <sub>out</sub> = tristate			0.1	uA

## 6.7 USB PHY Electronic Characteristics ( 25°C, VDD\_USB = 3.3V, DVDD1, 3 =1.9V)

PARAMETER	SYM.	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DC Supply Voltage for USB Ouput Stage	VDD_USB		3.0	3.3	3.6	V
Input Voltage Range for USB_DP/DN	USB_DP USB_DN		0	VDD_USB	3.6	V
Input High	V <sub>IH</sub>		2.0			V
Input Low	V <sub>IL</sub>				0.8	V
Differential Input Sensitivity	V <sub>DI</sub>		0.2			V
Differential Common-mode Range	V <sub>CM</sub>		0.8	---	2.5	V
Single-end Receiver threshold	V <sub>SE</sub>		0.8		2.0	V
Output Low	V <sub>OL</sub>				0.3	V
Output High	V <sub>OH</sub>		2.8			V
Output signal cross Voltage	V <sub>CRV</sub>		1.3		2.0	V
Pull-up Resistor	R <sub>UP</sub>		1.2	1.5	1.8	KΩ
Driver Output Resistance	Z <sub>DRV</sub>		8		12	Ω
Transceiver Capacitance	C <sub>IN</sub>				20	pF
Driver Rise Time	T <sub>R</sub>	C <sub>L</sub> = 50pF	4	8	15	ns






Driver Fall Time	$T_F$		4	8	15	ns
Rise and Fall Time Matching	$T_{LRLF}$	$T_{LRLF} = T_{LR}/T_{LF}$	90	100	111	%
VDD_USB Supply Current * (exclude internal pull high resistor)	$I_{USB}$	Standby			10	nA
		Input Mode			2	mA
		Output Mode			2	mA

## 6.8 USB PLL Electronic Characteristics ( 25°C, AVDD = 3.3V, DVDD1, 3 =1.9V)

PARAMETER	SYM.	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Operation Current	$I_{PLL}$	$V_{CO\_FREQ} = 96\text{MHz}$ , $F_{OUT\_FREQ} = 48\text{MHz}$				mA
PLL Shut-Down Current	$I_{PLL\_DN}$					uA
Operation Voltage	$V_{PLL}$		3.0	3.3	3.6	V
Input Clock Frequency Range	$F_{IN}$			13.824		MHz
Comparison Frequency	$F_{REF}$			768		KHz
PLL Output Frequency	$F_{OUT}$			48		MHz
VCO Frequency	$F_{VCO}$		---	96	---	MHz
Output Duty Cycle			40	50	60	%
PLL Short-Term Peak To Peak Output Jitter	$T_{JITTER}$					ps
PLL Lock In Time	$T_{READY}$					ms

## 6.9 The Crystal Specification Requirement

The below figure is shown the electrical equivalent circuit for a crystal and the parameters are used for the crystal circuit.





### 6.10 Recommended Crystal Specification

The following crystal specifications are recommended for a proper cooperation between the crystal and baseband crystal oscillator. Correct coordination guarantees great reliability and low failure rates in production.

Parameter	Limit values			Unit	Condition
	Min.	Type.	Max.		
Frequency		13.824		MHz	Fundamental mode
Tolerance of center frequency	-10		+10	ppm	25°C ±3°C
<b>Tolerance over operation range</b>	<b>-5</b>		<b>+5</b>	<b>ppm</b>	<b>0°C to 55°C</b>
Crystal current					
Load capacitance		18		pF	
Dynamic capacitance C <sub>c</sub>		22.12		fF	
Resonance resistance R <sub>c</sub>		40		Ω	
Electrostatic capacitance		5.1		pF	
Aging			±3	ppm/year	