

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









**DUAL-CHANNEL VOICEBAND CODECS** 



#### 1. GENERAL DESCRIPTION

The W682510 and W682310 are general-purpose dual channel PCM CODECs with pin-selectable  $\mu$ -Law or A-Law companding. The device is compliant with the ITU G.712 specification. It operates from a single power supply (+5V for the W682510, +3V for the W682310) and is available in 20-pin PDIP (W682510 only), SSOP, and 24-pin SOP package options. Functions performed include digitization and reconstruction of voice signals, and band limiting and smoothing filters required for PCM systems. The filters are compliant with ITU G.712 specification. The W682510 and W682310 performance is specified over the industrial temperature range of  $-40^{\circ}\text{C}$  to +85°C.

The W682510 includes an on-chip precision voltage reference and receive output buffer amplifiers, capable of driving  $600\Omega$  loads (line transformers.) The analog section is fully differential, reducing noise and improving the power supply rejection ratio. The data transfer protocol supports either parallel or serial synchronous communications for PCM applications. The W682510 and W682310 have a build in PLL that eliminates the need for a master clock and automatically determines the division ratio for the required internal clock.

For fast evaluation and prototyping purposes, the W682510DK & W682310DK development kits are available.

#### 2. FEATURES


- Single power supply
  - o 4.5V to 5.5V (W682510)
  - 2.7V to 3.8V (W682310)
- Typical power dissipation of 35 mW, power-down mode of 5  $\mu$ W
- Fully-differential analog circuit design
- On-chip precision reference-
  - $\circ$  W682510: 1.73V for a 0.8 dBm 0TLP at 600  $\Omega$
  - W682310: 1.41V reference for a 0TLP of –3.8 dBm into 1200 Ω
- Pin-selectable μ-Law and A-Law companding (compliant with ITU G.711)
- CODEC A/D and D/A filtering compliant with ITU G.712
- Industrial temperature range (–40°C to +85°C)
- Three packages: 20-pin SSOP, 20-pin PDIP, and 24-pin SOP

#### **APPLICATIONS**

- Digital Telephone Systems
- Central Office Equipment (Gateways, Switches, Routers)
- PBX Systems (Gateways, Switches)
- PABX/SOHO Systems
- Hands free system
- Speakerphone devices
- VolP Terminals
- Enterprise Phones
- ISDN Terminals
- Analog line cards

## winbond sees

#### 3. BLOCK DIAGRAM



# **Esses winbond Esses**


4. TABLE OF CONTENTS	
1. GENERAL DESCRIPTION	
1. GENERAL DESCRIPTION	
2. FEATURES	2
3. BLOCK DIAGRAM	
4. TABLE OF CONTENTS	
5. PIN CONFIGURATION	6
6. PIN DESCRIPTION	7
7. FUNCTIONAL DESCRIPTION	8
7.1. Transmit Path	
7.1.1. Al1, Al2, AO1-, AO2	9
7.1.2. PCMT1	9
7.1.3. PCMT2	10
7.2. Receive Path	10
7.2.1. RO1, RO2	10
7.2.2. PCMR1	11
7.2.3. PCMR2	11
7.3. Power Signals	11
7.3.1. V <sub>DD</sub>	11
7.3.2. V <sub>SSA</sub>	11
7.3.3. V <sub>SSD</sub>	11
7.3.4. V <sub>REF</sub>	12
7.3.5. PUI	12
7.4. PCM Interface	12
7.4.1. μ/A-Law	12
7.4.2. BCLK	13
7.4.3. FSR	13
7.4.4. FST	13
7.4.5. PCMMS	13
7.5. Power State Modes	13
7.5.1. Power Save Mode	13
7.5.2. Power Down Mode	14
7.5.3. Power Save/Down Output pin state	14
8. TIMING DIAGRAMS	

# **Esses winbond Esses**

10. ELECTRICAL CHARACTERISTICS	20
10.1. General Parameters W682510 4.5V – 5.5V	20
10.2. General Parameters W682310 2.7V – 3.8V	20
10.3. Analog Signal Level and Gain Parameters	22
10.4. Analog Distortion and Noise Parameters	24
10.5. Analog Input and Output Amplifier Parameters	25
10.6. Digital I/O	26
11. TYPICAL APPLICATION CIRCUIT	29
12. PACKAGE DRAWING AND DIMENSIONS	31
12.1. 20L (PDIP) Plastic Dual Inline Package Dimensions (W682510 only)	31
12.2. 20L SSOP – 209 mil Shrink Small Outline Package Dimensions	32
12.3. 24 SOP – 300 mil	33
13. ORDERING INFORMATION	34
14. VERSION HISTORY	35

## e winbond

#### 5. PIN CONFIGURATION





#### 6. PIN DESCRIPTION

Pin	Pin#	Pin#	Functionality	
Name	SSOP PDIP	SOP	(CH1 = Channel 1, CH2 = Channel 2)	
$V_{REF}$	1	1	This pin is used to bypass the signal ground. It needs to be decoupled to $V_{\text{SS}}$ through a 0.1 $\mu\text{F}$ ceramic decoupling capacitor. No external loads should be tied to this pin.	
RO2	2	2	CH2 Non-Inverting output of the receive smoothing filter. This pin can typically drive a 600 $\Omega$ load (W682510) or 1200 $\Omega$ load (W682310).	
RO1	3	4	CH1 Non-Inverting output of the receive smoothing filter. This pin can typically drive a 600 $\Omega$ load (W682510) or 1200 $\Omega$ load (W682310)	
PUI	4	5	Power up input signal. When this pin is HIGH (tied to $V_{DD}$ ) the part is powered up. When LOW (tied to $V_{SS}$ ) the part is powered down.	
PCMMS	5	6	PCM mode select input (serial or parallel data interface) HIGH = Parallel, LOW = Serial	
$V_{DD}$	6	8	Power supply. This pin should be decoupled to $V_{\text{SS}}$ with a $0.1\mu\text{F}$ ceramic capacitor.	
V <sub>SSD</sub>	7	9	This is the digital supply ground. This pin should be connected to 0V.	
FSR	8	10	8 kHz Frame Sync input for the PCM receive section. It can also be connected to the FST pin when transmit and receive are synchronous operations.	
PCMR2	9	11	CH2 PCM input data receive pin. The data needs to be synchronous with the FSR and BCLK pins.	
PCMR1	10	12	CH1 PCM input data receive pin. The data needs to be synchronous with the FSR and BCLK pins.	
PCMT1	11	13	CH1 PCM output data transmit pin. The output data is synchronous with the FST and BCLK pins.	
PCMT2	12	14	CH2 PCM output data transmit pin. The output data is synchronous with the FST and BCLK pins.	
FST	13	15	8 kHz transmit frame sync input. This pin synchronizes the transmit data bytes.	
BCLK	14	16	PCM transmit and receive bit clock input pin for CH1 and CH2 transmit.	
V <sub>SSA</sub>	15	18	This is the analog supply ground. This pin should be connected to 0V.	
μ/A-Law	16	19	Compander mode select pin. $\mu$ -Law companding is selected when this pin is LOW (tied to $V_{SS}$ .) A-Law companding is selected when pin is HIGH (tied to $V_{DD}$ .)	
Al1	17	21	CH1 Non-Inverting input of the first gain stage in the transmit path.	
AO1-	18	22	CH1 Inverting analog output of the first gain stage in the transmit path.	
AO2-	19	23	CH2 Inverting analog output of the first gain stage in the transmit path	
Al2	20	24	CH2 Non-Inverting input of the first gain stage in the transmit path.	
		1		

Publication Release Date: April 2005 Revision A10



#### 7. FUNCTIONAL DESCRIPTION

W682510/W682310 is a single-rail, dual channel PCM CODEC for voiceband applications. The CODEC complies with the specifications of the ITU-T G.712 recommendation. The CODEC includes two complete  $\mu$ -Law and A-Law companders. The  $\mu$ -Law and A-Law companders are designed to comply with the specifications of the ITU-T G.711 recommendation.

The block diagram in section 3 shows the main components of the W682510/W682310. The chip consists of a PCM interface, which can process the data in parallel or serial formats. The PLL of the chip provides the internal clock signals and synchronizes the CODEC sample rate with the external frame sync frequency. The power-conditioning block provides the internal power supply for the digital and the analog section, while the voltage reference block provides a precision analog ground voltage for the analog signal processing.




FIGURE 7.1: THE W682510 AND W682310 SIGNAL PATH

#### 7.1. TRANSMIT PATH

The A-to-D path of the CODEC contains an analog input amplifier with externally configurable gain setting (see application examples in section 11). The transmit amplifier output is the input to the encoder section.

The output of the input amplifier is fed through a low-pass filter to prevent aliasing at the switched capacitor 3.4 kHz low pass filter. The 3.4 kHz switched capacitor low pass filter prevents aliasing of input signals above 4 kHz, due to the sampling at 8 kHz. The output of the 3.4 kHz low pass filter is filtered by a high pass filter with a 200 Hz cut-off frequency. The filters are designed according to the recommendations in the G.712 ITU-T specification. From the output of the high pass filter the signal is digitized. The signal is converted into a compressed 8-bit digital representation with either  $\mu$ -Law or A-

massa winbond sassa

Law format. The  $\mu$ -Law or A-Law format is pin-selectable through the  $\mu$ /A-Law pin. The compression format can be selected according to Table 7.1.


**TABLE 7.1: PIN-SELECTABLE COMPRESSION FORMAT** 

μ/A-Law Pin	Format
V <sub>DD</sub> (HIGH)	A-Law
V <sub>SSA</sub> (LOW)	μ-Law

The digital 8-bit  $\mu$ -Law or A-Law samples are fed to the PCM interface for serial or parallel transmission at the sample rate supplied by the external frame sync FST.

#### 7.1.1. Al1, Al2, AO1-, AO2-

Al1 and Al2 are the transmit analog inputs for channels 1 and 2. AO1- and AO2- are the transmit level feedback for channels 1 and 2. Al1 and Al2 are inverting inputs for the Op-Amps. AO1- and AO2- are connected to the outputs of the Op-Amps and are used to set the level, as illustrated below. When Al1 and Al2 are not used, connect Al1 to AO1- and Al2 to AO2-. During power saving mode and power down mode, the AO1- and AO2- outputs are tied weakly to  $V_{\rm SSA}$  on the W682510 or are high impedance on the W682310 (See table on page 14).



#### 7.1.2. PCMT1

The PCM signal output of channel 1 when the parallel mode is selected. The PCM output signal is sent from PCMT1 in a sequential order, synchronizing with the rising edge of the BCLK signal. The MSB may be output at the rising edge of the FST signal, based on the timing between BCLK and FST. This output pin is in a high impedance state except during 8-bit PCM output. It is also in a high impedance state during power-saving state or power-down. When serial operation is selected, this pin is configured to be the output of the serial multiplexed two channel PCM signal. A pull-up resistor must

Publication Release Date: April 2005 Revision A10



be connected to this pin , as it is an open drain output. This device is compatible with the ITU-T coding law and output coding format recommendation.

TABLE 7.15: PCM CODES FOR ZERO AND FULL SCALE

Level	μ-Law			A-Law			
Level	Sign bit	Chord bits	Step bits	Sign Bit	Chord Bits	Step Bits	
+ Full Scale	1	000	0000	1	010	1010	
+ Zero	1	111	1111	1	101	0101	
- Zero	0	111	1111	0	101	0101	
- Full Scale	0	000	0000	0	010	1010	

#### 7.1.3. PCMT2

The PCM signal output for channel 2 when the parallel mode is selected. The PCM output signal is sent from PCMT2 in a sequential order, synchronized with the rising edge of the BCLK signal. The MSB may be output at the rising edge of the FST signal, based on the timing between BCLK and FST. This pin is in a high impedance state except during 8-bit PCM output. It is also in a high impedance state during power-saving state or power-down. When the serial operation is selected, this pin is left open. A pull-up resistor must be connected to this pin , as it is an open drain output. This device is compatible with the ITU-T coding law and output coding format recommendation.

#### 7.2. RECEIVE PATH

The 8-bit digital input samples for the D-to-A path are serially shifted in by the PCM interface and converted to parallel data bits. During every cycle of the frame sync FSR, the parallel data bits are fed through the pin-selectable  $\mu$ -Law or A-Law expander and converted to analog samples. The mode of expansion is selected by the  $\mu$ /A-Law pin as shown in Table 7.2. The analog samples are filtered by a low-pass smoothing filter with a 3.4 kHz cut-off frequency, according to the ITU-T G.712 specification. A sin(x)/x compensation is integrated with the low pass smoothing filter. The output of this filter is buffered to provide the receive output signal RO.

#### 7.2.1. RO1, RO2

RO1 and RO2 are the receive analog outputs for channel 1 and channel 2. The output signal of the W682510 has an amplitude of 3.46 Vpp (2.03 Vpp for W682310) around the signal ground voltage ( $V_{REF}$ ). When the digital PCM signal of +3 dBm0 is presented to PCMR1 or PCMR2, it can drive a load of 600 Ohms or more at 5 V supply voltage for the W682510 and 1200 Ohms at 3V supply for the W682310. During power saving mode, these outputs are at the voltage level of  $V_{REF}$  with a high impedance. These outputs have a feature that reduces audio "pop" noises when switching between active and inactive states and back.



#### 7.2.2. PCMR1

The PCM signal input for channel 1 when in the parallel mode. D/A conversion is performed on the serial PCM signal input to this pin. The FSR signal, synchronous with the serial PCM signal, and the BCLK signal, processes the code. Then the analog output is output from the RO1 pin. The data rate of the PCM signal is equal to the frequency of the BCLK signal.

The PCM signal is shifted in on the falling edge of the BCLK signal. It is latched into the internal 8-bit register. The start of the PCM data (MSB) is synchronized with the rising edge of FSR. In the serial mode, this pin is not used and should be connected to GND (0V).

#### 7.2.3. PCMR2

PCM signal input for channel 2 when the parallel mode is selected. D/A conversion is performed with the serial PCM signal input to this pin, the FSR signal, synchronous with the serial PCM signal, and the BCLK signal, and then the analog output is output from the RO2 pin. The data rate of the PCM signal is equal to the frequency of the BCLK signal. The PCM signal is shifted at the falling edge of the BCLK signal and latched into the internal register when shifted by eight bits. The start of the PCM data (MSB) is identified at the rising edge of FSR. In the serial mode this pin is used for the two channel multiplexed PCM signal input.

#### 7.3. POWER SIGNALS

#### 7.3.1. V<sub>DD</sub>

The power supply for the analog and digital parts of the W682510 must be 5V +/- 10% and 2.7V to 3.8V for the W682310. This supply voltage is connected to the  $V_{DD}$  pin. The  $V_{DD}$  pin needs to be decoupled to ground through a 0.1  $\mu F$  ceramic capacitor. A power supply for an analog circuit in the system to which the device is applied should be used. A bypass capacitor of 0.1  $\mu F$  to 1  $\mu F$  with good high-frequency characteristics (Low ESR) and a capacitor of 10  $\mu F$  to 20  $\mu F$  should be connected between this pin and the  $V_{SSA}$  pin if needed.

#### 7.3.2. V<sub>SSA</sub>

Ground for the analog signal circuits. This ground is separate from the digital signal ground. The  $V_{SSA}$  pin must be connected to the  $V_{SSD}$  pin on the printed circuit board to make a common ground. However, it's advised to connect the PCB traces of these pins at the main supply hookup of the PCB and run the  $V_{SSA}$  and  $V_{SSD}$  traces separately to the device.

#### 7.3.3. V<sub>SSD</sub>

Ground for the digital signal circuits. This ground is separate from the analog signal ground. The  $V_{\rm SSD}$  pin must be connected to the  $V_{\rm SSA}$  pin on the printed circuit board to make a common ground. However, it's advised to connect the PCB traces of these pins at the main supply hookup of the PCB and run the  $V_{\rm SSA}$  and  $V_{\rm SSD}$  traces separately to the device

Publication Release Date: April 2005 Revision A10



#### 7.3.4. V<sub>REF</sub>

This pin carries the signal ground voltage level and requires a bypass capacitor. A  $0.1\mu F$  ceramic (with low ESR for good high frequency response) capacitor needs to be connected between the  $V_{SSA}$  pin and the  $V_{REF}$  pin.

#### 7.3.5. PUI

Power up input signal. When the PUI pin is set to logic "0" level, the CODEC will go into power down mode

#### 7.4. PCM INTERFACE

The PCM interface is controlled by pins PCMMS, BCLK, FSR & FST. The input data is received through the PCMR pin and the output data is transmitted through the PCMT pin. The modes of operation of the interface are shown in Table 7.2.

**TABLE 7.2: PCM INTERFACE MODE SELECTIONS** 

PCMMS	PCM Mode	Data Available
$V_{DD}$	Parallel	CH1 data on PCMT1 & PCMR1
[HIGH]	Mode	CH2 data on PCMT2 and PCMR2 (same timing as CH1)
V <sub>SS</sub>	Serial Mode	CH1 data followed by CH2 receive data on PCMR2 (total 16 bits)
[LOW]		CH1 data followed by CH2 transmit data on PCMT1 (total 16 bits)

#### 7.4.1. μ/A-Law

This pin selects the desired companding law. The CODEC will operate in the  $\mu$ -law when this pin is at a logic "0" level and in the A-law when at a logic "1" level. The CODEC operates  $\mu$ -law if the pin is left open, since this pin is internally pulled down.

**TABLE 7.25: PIN-SELECTABLE COMPRESSION FORMAT** 

μ/A-Law pin	Format
$HIGH(V_{DD})$	A-Law
LOW (V <sub>SS</sub> ), Floating	μ-Law



#### 7.4.2. BCLK

This is the shift clock signal input for the PCMR1, PCMR2, PCMT1, and PCMT2 signals. The frequency, equal to the data rate, is 64, 96, 128, 192, 256, 384, 512, 768, 1024, 1536, 1544, 2048 or 200 kHz. Setting this signal to a steady logic "1" or "0" sets both transmit and receive circuits to the power saving state.

#### 7.4.3. FSR

This is the receive synchronizing signal input. The required eight-bits of PCM data are selected from the PCM data signal to the PCMR1 and PCMR2 pins by the receive synchronizing signal. All timing signals in the receive section are synchronized by this synchronizing signal. This signal must be in phase with the BCLK. The frequency should be 8 kHz  $\pm$  50 ppm to guarantee the AC characteristics. This device can operate in the range of 6 kHz to 9 kHz, but the electrical characteristics specified in the data sheet are not guaranteed.

#### 7.4.4. FST

The transmit synchronizing signal input. The PCM output signal from PCMT1 and PCMT2 is sent in synchronization with this transmit synchronizing signal. This FST signal triggers the PLL and synchronizes all timing signals of the transmit section. The synchronizing signal must be in phase with BCLK. The frequency should be 8 kHz  $\pm$  50 ppm to guarantee the AC characteristics. This device can operate in the range of 6 kHz to 9 kHz sample rates, but the electrical characteristics are not guaranteed. Setting this signal to logic HIGH or LOW drives both transmit and receive circuits to power saving state.

#### 7.4.5. PCMMS

The control signal for mode selection of the PCM input and output. When this signal is HIGH, the PCM input and output are in the parallel mode. The PCM data of CH1 and CH2 is input to PCMR1 and PCMR2, and output from PCMT1 and PCMT2, with the same timing. When this signal is at a LOW level, the PCM input and output are in the serial mode. The PCM data of CH1 and CH2 is input to PCMR2 and output from PCMT1 as two serial 8-bit bytes.

#### 7.5. POWER STATE MODES

#### 7.5.1. Power Save Mode

In the power save mode, all internal analog circuits except the internal reference are powered down. The CODEC automatically enters the power save mode when the FST or BCLK signal is set to digital "1" or digital "0";

Upon power up with FST and BCLK signals present, it will take 2 to 10 milliseconds for the internal PLL to lock. In addition to the PLL lock-in time, the analog outputs will be set to the internal signal ground for 1 millisecond. This will avoid power up glitches at the outputs. The digital open drain outputs will remain at high impedance during this power up delay.

Publication Release Date: April 2005 Revision A10



#### 7.5.2. Power Down Mode

When the power up indicator pin, PUI, is set LOW all internal circuits will go into the power down state. It will take 2 to 10 milliseconds for the PLL to lock when operation is resumed with the FST and BCLK signals applied and PUI set HIGH. An additional 1-millisecond delay is used to set the analog outputs to the signal ground reference in order to avoid power up glitches. The digital open drain outputs will remain at high impedance during this power up delay.

#### 7.5.3. Power Save/Down Output pin state

The following table shows the states of the output pins in the power save or power down mode.

**TABLE 7.5: OUTPUT PIN STATES** 

Product Name	Output Pin			
Product Name	AO1-, A02-	RO1, RO2		
W682510	V <sub>SSA</sub>	Signal Ground		
W682310	High Z	Signal Ground		



#### 8. TIMING DIAGRAMS




FIGURE 8.1: SERIAL MODE PCM TIMING




FIGURE 8.2: PARALLEL MODE PCM TIMING

Publication Release Date: April 2005 Revision A10

## winbond




FIGURE 8.3: BURST MODE PCM TIMING



#### **TABLE 8.1: PCM SYNCHRONIZATION PARAMETERS**

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
f <sub>FS</sub>	FST, FSR frequency		8		
t <sub>ws</sub>	FST, FSR Pulse Width	1		7	T <sub>BCLK</sub>
t <sub>j</sub>	FST, FSR allowable jitter	0	0 500		
f <sub>BCLK</sub>	BCLK frequency	64, 128, 256, 512, 1024, 2048, 96, 192, 384, 768, 1536, 1544, 200			kHz
D <sub>C</sub>	BCLK Duty Cycle	40	50	60	%
t <sub>Ir</sub>	FSR, FST, BCLK, PCMR1, PCMR2, PUI, PCMMS input rise time			50	nsec
t <sub>lf</sub>	FSR, FST, BCLK, PCMR1, PCMR2, PUI, PCMMS input fall time			50	nsec





FIGURE 8.4: PCM SYNCHRONIZATION PARAMETERS

# winbond

#### **TABLE 8.2: PCM TIMING PARAMETERS**

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
t <sub>WS</sub>	FST, FSR Pulse Width	T <sub>BCLK</sub>		100	sec
				μ	
t <sub>xs</sub>	BCLK low to FST high setup time	100			nsec
t <sub>SX</sub>	FST high to BCLK low hold time	100			nsec
t <sub>SD</sub>	PCMT1, PCMT2 output delay; CI = 100 pF	20		200	nsec
t <sub>XD1</sub>	PCMT1, PCMT2 output delay; CI = 100 pF	20		200	nsec
t <sub>XD2</sub>	PCMT1, PCMT2 output delay; CI = 100 pF	20		200	nsec
t <sub>XD3</sub>	PCMT1, PCMT2 output delay; CI = 100 pF	20		200	nsec
t <sub>RS</sub>	BCLK low to FSR high setup time	100			nsec
t <sub>SR</sub>	FSR high to BCLK low hold time	100			nsec
t <sub>DS</sub>	PCMR1, PCMR2 Data in setup time	100			nsec
t <sub>DH</sub>	PCMR1, PCMR2 Data in hold time	100			nsec
R <sub>TL</sub>	PCMT1, PCMT2 Pull-up resistor	500			Ohm
C <sub>TL</sub>	PCMT1, PCMT2 Load capacitance			100	pF



**FIGURE 8.5 PCM TIMING PARAMETERS** 



#### 9. ABSOLUTE MAXIMUM RATINGS

**TABLE 9.1: ABSOLUTE MAXIMUM RATINGS (PACKAGED PARTS)** 

Condition	Value
Junction temperature	150°C
Storage temperature range	-65°C to +150°C
Voltage Applied to any pin	$(V_{SS} - 0.3V)$ to $(V_{DD} + 0.3V)$
Voltage applied to any pin (Input current limited to +/-20 mA)	$(V_{SS} - 1.0V)$ to $(V_{DD} + 1.0V)$
Lead temperature (soldering - 10 seconds)	300°C
V <sub>DD</sub> - V <sub>SS</sub>	-0.5V to +6V

**Note**: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device. Functional operation is not implied at these conditions.

**TABLE 9.2: OPERATING CONDITIONS (PACKAGED PARTS)** 

Condition	Value
Industrial operating temperature	-40°C to +85°C
Supply voltage (V <sub>DD</sub> ) W682510 5V	+4.5V to +5.5V
Supply voltage (V <sub>DD</sub> ) W682310 3V	+2.7V to +3.8V
Ground voltage (V <sub>SS</sub> )	0V



#### 10. ELECTRICAL CHARACTERISTICS

#### 10.1. GENERAL PARAMETERS W682510 4.5V - 5.5V

Symbol	Parameters	Conditions	Min <sup>(2)</sup>	Typ (1)	Max (2)	Units
V <sub>IL</sub>	Input Low Voltage		0.0		0.8	V
V <sub>IH</sub>	Input High Voltage		2.2		$V_{DD}$	V
V <sub>OL</sub>	PCMT1, PCMT2 Output Low Voltage	R <sub>pullup</sub> >500 Ω	0.0	0.2	0.4	V
I <sub>DD</sub>	V <sub>DD</sub> Current (Operating) - ADC + DAC	No Load, No Signal		7	14	mA
I <sub>SB</sub>	V <sub>DD</sub> Current (Standby)	FST or BCLK =OFF; PUI=V <sub>DD</sub>		800	1300	μΑ
I <sub>PD</sub>	V <sub>DD</sub> Current (Power Down)	PUI= V <sub>ss</sub>		1	10	μΑ
I <sub>IL</sub>	Input Low Leakage Current	V <sub>SS</sub> <v<sub>IN<v<sub>DD</v<sub></v<sub>			0.5	μΑ
I <sub>IH</sub>	Input High Leakage Current	V <sub>SS</sub> <v<sub>IN<v<sub>DD</v<sub></v<sub>			2	μΑ
I <sub>OL</sub>	PCMT1, PCMT2 Output	V <sub>SS</sub> <pcmt<v<sub>DD</pcmt<v<sub>			+/-10	μА
	Leakage Current	High Z State				
C <sub>IN</sub>	Digital Input Capacitance			5	10	pF
C <sub>OUT</sub>	PCMT1, PCMT2 Output Capacitance	PCMT1, PCMT2 = High Z			15	pF

<sup>1.</sup> Typical values:  $T_A = 25$ °C,  $V_{DD} = 5.0 \text{ V}$ 

#### 10.2. GENERAL PARAMETERS W682310 2.7V - 3.8V

Symbol	Parameters	Conditions	Min <sup>(2)</sup>	Typ <sup>(1)</sup>	Max <sup>(2)</sup>	Units
$V_{IL}$	Input Low Voltage		0.0		$0.16xV_{DD}$	V
V <sub>IH</sub>	Input High Voltage		$0.45 \text{xV}_{\text{DD}}$		$V_{DD}$	V
V <sub>OL</sub>	PCMT1, PCMT2 Output Low Voltage	R <sub>pullup</sub> >500 Ω	0.0	0.2	0.4	V
I <sub>DD</sub>	$V_{DD}$ Current (Operating) - ADC + DAC	No Load, No Signal		7.4	14	mA
I <sub>SB</sub>	V <sub>DD</sub> Current (Standby)	FST or BCLK =OFF; PUI=V <sub>DD</sub>		700	2000	μΑ
I <sub>PD</sub>	V <sub>DD</sub> Current (Power Down)	PUI= V <sub>ss</sub>		1	10	μΑ
I <sub>IL</sub>	Input Low Leakage Current	V <sub>SS</sub> <v<sub>IN<v<sub>DD</v<sub></v<sub>			0.5	μА

<sup>2.</sup> All min/max limits are guaranteed by Winbond via electrical testing or characterization. Not all specifications are 100 percent tested.



Symbol	Parameters	Conditions	Min <sup>(4)</sup>	Тур (3)	Max (4)	Units
I <sub>IH</sub>	Input High Leakage Current	V <sub>SS</sub> <v<sub>IN<v<sub>DD</v<sub></v<sub>			2	μΑ
I <sub>OL</sub>	PCMT1, PCMT2 Output Leakage Current	V <sub>SS</sub> <pcmt<v<sub>DD High Z State</pcmt<v<sub>			+/-10	μА
C <sub>IN</sub>	Digital Input Capacitance			5	10	pF
C <sub>OUT</sub>	PCMT1, PCMT2 Output Capacitance	PCMT1, PCMT2 = High Z			15	pF

- 1. Typical values:  $T_A = 25$ °C,  $V_{DD} = 3.0 \text{ V}$
- 2. All min/max limits are guaranteed by Winbond via electrical testing or characterization. Not all specifications are 100 percent tested.



#### 10.3. ANALOG SIGNAL LEVEL AND GAIN PARAMETERS

W682510:  $V_{DD}$ =5V ±10%;  $V_{SS}$ =0V;  $T_A$ =-40°C to +85°C; all analog signals referred to  $V_{REF}$ ; W682310:  $V_{DD}$ =2.7V to 3.8V;  $V_{SS}$ =0V;  $T_A$ =-40°C to +85°C; all analog signals referred to  $V_{REF}$ ;

PARAMETER	SYM.	CONDITION	TYP.	TRANSMIT (A/D)		RECEI	UNIT	
				MIN.	MAX.	MIN.	MAX.	
Reference Level Out W682510 5V	L <sub>ABS</sub>	0 dBm0 = +0.8 dBm @ 600Ω load 1020 Hz	0.850					V <sub>RMS</sub>
Reference Level In W682510 5V	T <sub>OTLP</sub>	1020 Hz	0.850					V <sub>RMS</sub>
Reference Level Out W682310 3V	L <sub>ABS</sub>	0 dBm0 = -3.8 dBm @ 1200Ω load 1020 Hz	0.500					V <sub>RMS</sub>
Reference Level Out W682310 3V	T <sub>OTLP</sub>	1020 Hz	0.350					V <sub>RMS</sub>
Max. Transmit Level In W682510 5V	T <sub>XMAX</sub>	3.17 dBm0 for μ-Law 3.14 dBm0 for A-Law	1.732 1.726					V <sub>PK</sub>
Max. Transmit Level In W682310 3V	T <sub>XMAX</sub>	3.17 dBm0 for μ-Law 3.14 dBm0 for A-Law	0.712 0.708					V <sub>PK</sub>
Absolute Gain (0 dBm0 @ 1020 Hz; T <sub>A</sub> =+25°C)	G <sub>ABS</sub>	0 dBm0 @ 1020 Hz; T <sub>A</sub> =+25°C	0	-0.2	+0.2	-0.2	+0.2	dB
Absolute Gain variation with Temperature	G <sub>ABST</sub>	$T_A$ =0°C to $T_A$ =+70°C $T_A$ =-40°C to $T_A$ =+85°C	0	-0.08 -0.1	+0.08 +0.1	-0.08 -0.1	+0.08 +0.1	dB
Frequency Response, Relative to 0dBm0 @ 1020 Hz	G <sub>RTV</sub>	15 Hz 50 Hz 60 Hz 200 Hz 300 to 3000 Hz 3300 Hz 3400 Hz 3600 Hz 4000 Hz 4600 Hz to 100 kHz	    	  -1.5 -0.20 -0.50 -0.8 	-40 -30 -20 -0.4 +0.20 +0.20 0 0 -14 -32	-0.5 -0.5 -0.5 -0.5 -0.20 -0.50 -0.8 	0 0 0 0 +0.20 +0.20 0 0 -14 -30	dB

# **Esses winbond sesses**

Gain Variation	G <sub>LT</sub>	+3 to -40 dBm0	 -0.3	+0.3	-0.3	+0.3	DB
vs. Level Tone		-40 to -50 dBm0	 -0.5	+0.5	-0.5	+0.5	
(1020 Hz relative to –10 dBm0)		-50 to –55 dBm0	 -1.2	+1.2	-1.2	+1.2	



#### 10.4. ANALOG DISTORTION AND NOISE PARAMETERS

W682510:  $V_{DD}$ =5V ±10%;  $V_{SS}$ =0V;  $T_A$ =-40°C to +85°C; all analog signals referred to  $V_{REF}$ ; W682310:  $V_{DD}$ =2.7V to 3.8V;  $V_{SS}$ =0V;  $T_A$ =-40°C to +85°C; all analog signals referred to  $V_{REF}$ ;

PARAMETER	SYM.	CONDITION	TRA	NSMIT	(A/D)	RECEIVE (D/A)			UNIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Total Distortion vs.	$D_{LT\mu}$	+3 dBm0	36			34			dBC
Level Tone (1020 Hz, μ-Law, C-Message		0 dBm0 to -30 dBm0	36			36			
Weighted)		-40 dBm0	29			30			
		-45 dBm0	25			25			
Total Distortion vs.	D <sub>LTA</sub>	+3 dBm0	36			34			dBp
Level Tone (1020 Hz, A-Law, Psophometric		0 dBm0 to -30 dBm0	36			36			
Weighted)		-40 dBm0	29			30			
		-45 dBm0	25			25			
Spurious Out-Of-Band	D <sub>SPO</sub>	4600 Hz to 7600 Hz						-30	dB
at RO- (300 Hz to 3400 Hz @ 0dBm0)		7600 Hz to 8400 Hz						-40	
3400 HZ @ 00BHI0)		8400 Hz to 100000 Hz						-30	
Spurious In-Band (700 Hz to 1100 Hz @ 0dBm0)	D <sub>SPI</sub>	300 to 3000 Hz			-47			-47	dB
Intermodulation Distortion (300 Hz to 3400 Hz -4 to -21 dBm0	D <sub>IM</sub>	Two tones			-41			-41	dB
Crosstalk (1020 Hz @ 0dBm0)	D <sub>XT</sub>				-75			-75	dBm0
Channel to Channel Crosstalk (1020 Hz @ 0dBm0)	D <sub>XTCH</sub>				-75			-75	dBm0
Absolute Group Delay	$ au_{ABS}$	1600 Hz			360			240	μsec
Group Delay	$\tau_{D}$	500 Hz			750			750	μsec
Distortion (relative to group delay @ 1200		600 Hz			380			370	
Hz)		1000 Hz			130			120	
		2600 Hz			130			120	
		2800 Hz			750			750	
Idle Channel Noise	N <sub>IDL</sub>	μ-Law; C-message			5			13	dBrnc
		A-Law; Psophometric			-69			-79	dBm0p



#### 10.5. ANALOG INPUT AND OUTPUT AMPLIFIER PARAMETERS

W682510:  $V_{DD}$ =5V ±10%;  $V_{SS}$ =0V;  $T_A$ =-40°C to +85°C; all analog signals referred to  $V_{REF}$ ; W682310:  $V_{DD}$ =2.7V to 3.8V;  $V_{SS}$ =0V;  $T_A$ =-40°C to +85°C; all analog signals referred to  $V_{REF}$ ;

PARAMETER	SYM.	CONDITION	MIN.	TYP.	MAX.	UNIT.
AI1, AI2 Input Offset Voltage	$V_{OFF,AI}$	Unity Gain			±20	mV
Al1, Al2 Input Resistance	R <sub>IN,AI</sub>	Al1, Al2 to V <sub>REF</sub>	10			ΜΩ
AO1-, AO2- Output Amplitude	V <sub>AD</sub>	W682510	0		3.4	Vpp
		W682310			1.4	
AO1-, AO2- Load Resistance	R <sub>LOAD</sub>		20			kΩ
AO1-, AO2- Load Capacitance	C <sub>LOAD</sub>	AO1-, AO2-			30	pF
RO1, RO2 Load Resistance	R <sub>LOAD</sub>	W682510	0.6			kΩ
		W682310	1.2			
RO1, RO2 Load Capacitance	C <sub>LOAD</sub>	RO1, RO2			50	pF
RO1, RO2 Output Amplitude	$V_{ORO}$	W682510			3.4	Vpp
		W682310			2.0	
RO1, RO2 Output Offset Voltage	$V_{OFF,RO}$	RO to V <sub>REF</sub>			±100	mV
Signal Ground Voltage to V <sub>SSA</sub>	$V_{REF}$		$V_{DD}/2 - 0.1$	V <sub>DD</sub> /2	V <sub>DD</sub> /2+ 0.1	V
Power Supply Rejection Ratio (0 to	PSRR	Transmit; 50 mVpp		40		dBC
100 kHz to V <sub>DD</sub> , C-message)		Receive; 50 mVpp		40		