



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



W7500P Datasheet Manual

Version 1.0.6



<http://www.wiznet.co.kr>

Table of Contents

1	Documentation conventions	11
1.1	Glossary	11
1.2	Register Bit Conventions	13
2	System and memory overview	14
2.1	System architecture	14
2.2	Memory organization	15
2.2.1	Introduction	15
2.2.2	Memory map	17
3	System configuration controller (SYSCFG)	18
3.1	Introduction	18
4	Interrupt and events	18
4.1	Introduction	18
4.2	Interrupt assignments	18
4.3	Event	19
5	Power supply	19
5.1	Introduction	19
5.2	Voltage regulator	19
5.3	Power supply supervisor	20
5.4	Low-power modes	20
5.4.1	Sleep mode	20
5.4.2	Peripheral clock gating	21
6	System tick timer	21
6.1	Introduction	21
6.2	Features	21
6.3	Functional description	22
7	TCIPCore Offload Engine (TOE)	23
7.1	Introduction	23
7.2	Features	23
7.3	Functional description	23
7.4	TOE Memory map	24
7.4.1	Common register map	26
7.4.2	Socket register map	26
7.4.3	Memory	27
8	Bootling Sequence	29
9	Embedded Flash memory	30
9.1	Flash main features	30
9.2	Flash memory functional description	30

9.2.1	Flash memory organization	30
9.2.2	Read operations.....	32
9.2.3	Flash erase operations.....	33
9.2.4	Flash program operation	35
9.3	Memory protection.....	36
9.3.1	Read protection.....	36
9.3.2	Write protection	36
10	Clock Reset generator (CRG).....	37
10.1	Introduction	37
10.2	Features	37
10.2.1	Reset	37
10.2.2	Clock.....	37
10.3	Functional description	38
10.3.1	External Oscillator Clock.....	38
10.3.2	RC oscillator clock.....	39
10.3.3	PLL	39
10.3.4	Generated clock	39
11	Random number generator (RNG)	40
11.1	Introduction	40
11.2	Features	40
11.3	Functional description	40
11.3.1	Operation RNG	41
12	Alternate Function Controller (AFC).....	42
12.1	Introduction	42
12.2	Features	42
12.3	Functional description	42
13	External Interrupt (EXTI)	43
13.1	Introduction	43
13.2	Features	43
13.3	Functional description	43
14	Pad Controller (PADCON)	45
14.1	Introduction	45
14.2	Features	45
14.3	Functional description	45
15	General-purpose I/Os(GPIO).....	47
15.1	Introduction	47
15.2	Features	47
15.3	Functional description	47
15.3.1	Masked access.....	48

16 Direct memory access controller (DMA)	50
16.1 Introduction	50
16.2 Features	50
16.3 Functional description	50
16.3.1 DMA request mapping.....	51
16.3.2 DMA arbitration	51
16.3.3 DMA cycle types.....	51
17 Analog-to-digital converter (ADC)	55
17.1 Introduction	55
17.2 Features	55
17.3 Functional description	56
17.3.1 Operation ADC with non-interrupt.....	56
17.3.2 Operation ADC with interrupt	58
18 Pulse-Width Modulation (PWM)	59
18.1 Introduction	59
18.2 Features	59
18.3 Functional description	60
18.3.1 Timer/Counter control	60
18.3.2 Timer/Counter	60
18.3.3 PWM mode	64
18.3.4 Interrupt	65
18.3.5 Dead zone generation	66
18.3.6 Capture event.....	67
18.3.7 How to set the PWM	69
19 Dual timers	70
19.1 Introduction	70
19.2 Features	70
19.3 Functional description	71
19.3.1 Clock and clock enable	71
19.3.2 Timer size	71
19.3.3 Prescaler	71
19.3.4 Repetition mode	71
19.3.5 Interrupt	72
19.3.6 Operation	72
19.3.7 How to set the dual timers	73
20 Watchdog timer	74
20.1 Introduction	74
20.2 Features	74
20.3 Functional description	74

20.3.1	Clock.....	74
20.3.2	Interrupt and reset request.....	74
21	Inter-integrated circuit interface (I2C).....	75
21.1	Introduction.....	75
21.2	Features	75
21.3	Functional description	75
21.3.1	Data validity.....	76
21.3.2	Acknowledge	77
21.3.3	Bit Command Controller.....	77
21.3.4	Slave address.....	78
21.3.5	Read/Write bit	79
21.3.6	Acknowledge(ACK) and Not Acknowledge(NACK)	79
21.3.7	Data transfer	79
21.3.8	Operating Modes.....	79
21.3.9	Interrupts	80
21.3.10	Master mode.....	81
21.3.11	Slave mode	84
22	UART(Universal Asynchronous Receive Transmit).....	85
22.1	Introduction.....	85
22.2	Features	85
22.3	Functional description	85
22.3.1	Baud rate calculation.....	87
22.3.2	Data transmission.....	88
22.3.3	Data receive.....	88
22.3.4	Hardware flow control.....	89
23	Synchronous Serial Port (SSP)	91
23.1	Introduction.....	91
23.2	Features	91
23.3	Functional description	92
23.3.1	Clock prescaler	92
23.3.2	Transmit FIFO	92
23.3.3	Receive FIFO.....	93
23.3.4	Interrupt generation logic	93
23.3.5	DMA interface	93
23.3.6	Interface reset	95
23.3.7	Configuring the SSP	95
23.3.8	Enable PrimeCell SSP operation.....	96
23.3.9	Clock ratios	96
23.3.10	Programming the SSPCR0 Control Register.....	97

23.3.11	Programming the SSPCR1 Control Register	97
23.3.12	Frame format	98
23.3.13	Texas Instruments synchronous serial frame format	99
23.3.14	Motorola SPI frame format.....	100
23.3.15	National Semiconductor Microwire frame format	106
23.3.16	Master and Slave configurations	108
23.3.17	SSP Flow chart	109
24	Pin Assignment.....	111
24.1	Pin Descriptions	111
25	Electrical Characteristics	114
25.1	Absolute maximum ratings	114
25.1.1	Voltage Characteristics	114
25.1.2	Current Characteristics.....	114
25.1.3	Thermal Characteristics	114
25.2	Operating conditions	115
25.2.1	General Operating Conditions.....	115
25.2.2	Supply Current Characteristics.....	115
25.3	I/O PAD Characteristics	116
25.3.1	DC Specification	116
25.4	Flash memory	116
25.5	Electrical Sensitivity Characteristics	116
25.5.1	Electrostatic discharge (ESD).....	116
25.5.2	Static latch-up	117
25.6	ADC Characteristics.....	117
25.6.1	ADC Electrical characteristics.....	117
25.6.2	ADC Transform function description	118
25.7	I2C interface Characteristics.....	118
25.8	SSP Interface Characteristics	119
26	Package Characteristics	120
26.1	Package dimension information	120
26.2	Package footprint information.....	121
	Document History Information.....	122

List of table

Table 1 W7500P interrupt assignments	18
Table 2 W7500P sleep mode summary	21
Table 3. Offset Address for Common Register	26
Table 4. Offset Address in Socket n Register Block (n = 0,...,7, where n is Socket number).....	27
Table 5 operation of mode selection	29
Table 6 description of Flash memory.....	30
Table 7 External oscillator clock sources	38
Table 8 functional description table	42
Table 9 Summary of the DMA requests for each channel	51
Table 10 DMA trigger points for the transmit and receive FIFOs.	94
Table 11. Pin Type Notation.....	111
Table 12. W7500P Pin Description	112
Table 13 Voltage characteristics	114
Table 14 Current characteristics	114
Table 15 Thermal Charateristics	114
Table 16 General operating conditions	115
Table 17 Normal operation supply current	115
Table 18 Sleep mode supply current	115
Table 19 Deep sleep mode supply current	115
Table 20 DC specification of PAD.....	116
Table 21 Flash memory Reliability Characteristics.....	116
Table 22 Electrostatic discharge (ESD).....	116
Table 23 Static latch-up	117
Table 24 ADC electrical characteristics.....	117
Table 25 I2C characteristics.....	118
Table 26 SSP characteristics	119
Table 27 Package mechanical data	120

List of figures

Figure 1 W7500P System Architecture	15
Figure 2 W7500P memory map	17
Figure 3 POR reset waveform.....	20
Figure 4 TOE block diagram	23
Figure 5. Register & Memory Organization	25
Figure 6. operation of boot code	29
Figure 7. Flash reading sequence	33
Figure 8. Flash erase operations	34
Figure 9. main Flash memory programming sequence	35
Figure 10 CRG block diagram	38
Figure 11. Random Number Generator block diagram	40
Figure 12. Flow chart of RNG operation	41
Figure 13. External Interrupt diagram	44
Figure 14. function schematic of digital I/O pad	45
Figure 15. function schematic of digital/analog mux IO pad	45
Figure 16. GPIO block diagram	47
Figure 17. GPIO Flow chart	48
Figure 18. MASK LOWBYTE access	49
Figure 19 MASK HIGHBYTE access.....	49
Figure 20. DMA Block diagram	50
Figure 21. DMA ping pong cycle	54
Figure 22. ADC block diagram	56
Figure 23. The ADC operation flowchart with non-interrupt.....	57
Figure 24. The ADC operation flowchart with interrupt	58
Figure 25 PWM block diagram	59
Figure 26 Periodic mode.....	60
Figure 27 one-shot mode	61
Figure 28 Up-count mode	61
Figure 29 Down-count mode	61
Figure 30 Counter mode with rising edge	62
Figure 31 Counter mode with falling edge	62
Figure 32 Counter mode with rising and falling edge	63
Figure 33 Timer/Counter timing diagram with match interrupt	63
Figure 34 Timer/Counter timing diagram with overflow interrupt	64
Figure 35 The PWM output up to match register.....	65
Figure 36 The PWM output up to limit register.....	65
Figure 37 PWM waveform with dead zone time	66

Figure 38 PWM waveform with dead zone counter	67
Figure 39 Capture event with no interrupt clear	67
Figure 40 Capture event with interrupt clear	68
Figure 41 The PWM setting flow	69
Figure 42 Block diagram of Dualtimer	70
Figure 43 The Dual timer setting flow	73
Figure 44 Watchdog timer operation flow diagram	75
Figure 45. I2C Bus Configuration	76
Figure 46. I2C block diagram	76
Figure 47. Data Validity	77
Figure 48. Bit Conditions	77
Figure 49. START and STOP Conditions	78
Figure 50. RESTART Condition	78
Figure 51. 7-bit Slave address	78
Figure 52. Complete Data Transfer with a 7-bit slave address	79
Figure 53. I2C initial setting	81
Figure 54. Master TRANSMIT with ADDR10=0 in the I2Cx_CTR	82
Figure 55. Master Transmit with Repeated START	83
Figure 56. Slave Command Sequence	84
Figure 57. UART0,1 Block diagram	86
Figure 58. UART character frame	86
Figure 59. UART divider flow chart	87
Figure 60. UART Initial setting flow chart	87
Figure 61. Transmit and Receive data flow chart	88
Figure 62. Hardware flow control description	89
Figure 63. CTS Functional Timing	89
Figure 64. Algorithm for setting CTS/RTS flowchart	90
Figure 65. SSP block diagram	92
Figure 66. DMA transfer waveforms	95
Figure 67. Texas Instruments synchronous serial frame format, single transfer	99
Figure 68. Texas Instruments synchronous serial frame format, continuous transfers	100
Figure 69 Motorola SPI frame format, single transfer, with SPO=0 and SPH=0.....	101
Figure 70 Motorola SPI frame format, continuous transfers, with SPO=0 and SPH=0	101
Figure 71 Motorola SPI frame format, single and continuous transfers, with SPO=0 and SPH=1.....	102
Figure 72 Motorola SPI frame format, single transfer, with SPO=1 and SPH=0.....	103
Figure 73. Motorola SPI frame format, continuous transfers, with SPO=1 and SPH=0	104

Figure 74. Motorola SPI frame format, single and continuous transfers, with SPO=1 and SPH=1	105
Figure 75. National Semiconductor Microwire frame format, single transfer	106
Figure 76. National Semiconductor Microwire frame format, continuous transfers .	108
Figure 77. PrimeCell SSP master coupled to an SPI slave.....	108
Figure 78. SPI master coupled to a PrimeCell SSP slave	109
Figure 79. how to setting TI or Microwire mode flow chart.....	109
Figure 80. how to setting SPI mode flow chart.....	110
Figure 81 W7500P pin layout	111
Figure 82. ADC transform function	118
Figure 83. I2C bus AC waveform	119
Figure 84. Package Dimension Information	120
Figure 85. Footprint information	121

1 Documentation conventions

1.1 Glossary

ARP	Address Resolution Protocol
AHB	Advanced High-performance Bus
AMBA	Advanced Microcontroller Bus Architecture
APB	Advanced Peripheral Bus
AFC	Alternate Function Controller
ADC	Analog-to-Digital Converter
BOD	BrownOut Detection
CPU	Central Processing Unit
CRG	Clock Reset generator
DMA	Direct Memory Access
EOP	End Of Packet
EXTINT	External Interrupt
GPIO	General Purpose Input/Output
IrDA	Infrared Data Association
I/O	Input/Output
ICMP	Internet Control Message Protocol
IGMP	Internet Group Management Protocol
IPv4	Internet Protocol version 4
IRQ	interrupt request
NMI	NonMaskable Interrupt
PADCON	Pad Controller
PLL	Phase-Locked Loop
PHY	Physical Layer
PPPoE	Point-to-Point Protocol over Ethernet
POR	Power Of Reset
PWM	Pulse Width Modulator
RAM	Random Access Memory
RNG	Random number generator
SR	Status Register
SSP	Synchronous Serial Port

SYSCFG	System configuration controller
TOE	TCPIPCore Offload Engine
TTL	Transistor-Transistor Logic
TCP	Transmission Control Protocol
UART	Universal Asynchronous Receiver/Transmitter
USB	Universal Serial Bus
UDP	User Datagram Protocol
WOL	Wake On Lan
WDT	Watchdog Timer

1.2 Register Bit Conventions

Each register is shown with a key indicating the accessibility of the each individual bit, and the initial condition:

Key	Bit Accessibility
rw	Read/Write
r	Read Only
r0	Read as 0
r1	Read as 1
W	Write Only


2 System and memory overview

2.1 System architecture

Main system consists of :

- Ethernet :
 - IP101G
- Two masters :
 - Cortex-M0 core
 - uDMAC (PL230, 6channel)
- Ten slaves :
 - Internal BOOT ROM
 - Internal SRAM
 - Internal Flash memory
 - Two AHB2APB bridge which connects all APB peripherals
 - Four AHB dedicated to 16bit GPIOs
 - TCPIP Hardware core

System architecture and AHB-Lite bus architecture shown in






Figure 1 W7500P System Architecture

AHB-Lite BUS

- This bus connects the two masters (Cortex-M0 and uDMAC) and ten AHB slaves.

Two APB BUSs

- These buses connect Seventeen APB peripherals (Watchdog, two dual timers, pwm, two UARTs, simple UART, two I2Cs, two SSPs, random number generator, real time clock, 12bits analog digital converter, clock controller, IO configuration, PAD MUX controller)

2.2 Memory organization

2.2.1 Introduction

Program memory, data memory, registers and I/O ports are organized within the same linear 4-Gbyte address space.

The bytes are coded in memory in Little Endian format. The lowest numbered byte in a word is considered the word's least significant byte and the highest numbered byte the most significant.

2.2.2 Memory map




Figure 2 W7500P memory map

3 System configuration controller (SYSCFG)

3.1 Introduction

Main purposes of the system configuration controller are the following

- Control of the memory remap feature
- The ability to enable an automatic reset if the system locks up
- Information about the cause of the last reset

4 Interrupt and events

4.1 Introduction

W7500P contains interrupt service and event service as below

- 26ea interrupt request (IRQ) lines.
- One NonMaskable Interrupt (NMI).
- One event signal

4.2 Interrupt assignments

Table 1 describes the W7500P interrupt assignments.

Table 1 W7500P interrupt assignments

IRQ/NMI	Device	Description	Address
NMI	Watchdog	Watchdog interrupt	0x0000_0008
IRQ[0]	SSP0	SSP0 global interrupt	0x0000_0040
IRQ[1]	SSP1	SSP1 global interrupt	0x0000_0044
IRQ[2]	UART0	UART0 global interrupt	0x0000_0048
IRQ[3]	UART1	UART1 global interrupt	0x0000_004C
IRQ[4]	UART2	UART2 global interrupt	0x0000_0050
IRQ[5]	I2C0	I2C0 global interrupt	0x0000_0054
IRQ[6]	I2C1	I2C1 global interrupt	0x0000_0058
IRQ[7]	GPIOA	GPIOA global interrupt	0x0000_005C
IRQ[8]	GPIOB	GPIOB global interrupt	0x0000_0060
IRQ[9]	GPIOC	GPIOC global interrupt	0x0000_0064
IRQ[10]	GPIOD	GPIOD global interrupt	0x0000_0068
IRQ[11]	DMA	DMA channel 1 ~ channel 5 interrupt	0x0000_006C
IRQ[12]	Dualtimer0	Dualtimer0 global interrupt	0x0000_0070

IRQ[13]	Dualtimer1	Dualtimer1 global interrupt	0x0000_0074
IRQ[14]	PWM0	PWM0 global interrupt	0x0000_0078
IRQ[15]	PWM1	PWM1 global interrupt	0x0000_007C
IRQ[16]	PWM2	PWM2 global interrupt	0x0000_0080
IRQ[17]	PWM3	PWM3 global interrupt	0x0000_0084
IRQ[18]	PWM4	PWM4 global interrupt	0x0000_0088
IRQ[19]	PWM5	PWM5 global interrupt	0x0000_008C
IRQ[20]	PWM6	PWM6 global interrupt	0x0000_0090
IRQ[21]	PWM7	PWM7 global interrupt	0x0000_0094
IRQ[22]	reserved		0x0000_0098
IRQ[23]	ADC	ADC acquisition end interrupt	0x0000_009C
IRQ[24]	TCPIP	TCPIP global interrupt	0x0000_00A0
IRQ[25]	EXT_INT	External pin interrupt	0x0000_00A4
IRQ[26]	reserved		0x0000_00A8
IRQ[27]	reserved		0x0000_00AC
IRQ[28]	reserved		0x0000_00B0
IRQ[29]	reserved		0x0000_00B4
IRQ[30]	reserved		0x0000_00B8
IRQ[31]	reserved		0x0000_00BC

4.3 Event

W7500P is able to handle internal events in order to wake up the core(WFE). The wakeup event can be generated by

- When after DMA process finished

5 Power supply

5.1 Introduction

W7500P embeds a voltage regulator in order to supply the internal 1.5V digital power domain.

- Require a 2.7V ~ 5.5V operating supply voltage (VDD)
- ADC ref voltage is same as VDD

5.2 Voltage regulator

The voltage regulator is always enabled after Reset and works in only one mode.

- In Run mode, the regulator supplies full power to the 1.5V domain.
- There is no power down or sleep mode

5.3 Power supply supervisor

W7500P has an integrated reset (POR) circuit which is always active and ensures proper operation above a threshold of 0.6V

- The POR monitors only the VDD supply voltage. During the startup phase VDD must arrive first and be greater or equal to 0.6V




Figure 3 POR reset waveform

5.4 Low-power modes

W7500P is in RUN mode after a system or power reset. There are two low power modes to save power when the CPU does not need to be kept running. These modes are useful for instances like when the CPU is waiting for an external interrupt. Please note that there is no power-off mode for W7500P.

The device features two low-power modes:

- Sleep mode
- Deep Sleep mode

Additionally, the power consumption can be reducing by following method:

- User can slow down the system clocks
- User can gate the clocks to the peripherals when they are unused.

5.4.1 Sleep mode

W7500P has two kinds of sleep modes. One is Sleep mode and the other is Deep sleep mode.

Two of them are almost the same except the clock gated peripherals kinds. Table 2 shows the Sleep mode summary.

Table 2 W7500P sleep mode summary

Mode	Entry	Wakeup	Effect on clocks
Sleep mode	DEEPSLEEP = 0 Enable WFI	Any interrupt	CPU clock OFF APB Bus Clock ON AHB Bus clock ON Memory clocks ON
	DEEPSLEEP = 0 Enable WFE	Wakeup event	
Deep Sleep mode	DEEPSLEEP = 1 Enable WFI	Any interrupt	CPU clock OFF APB Bus Clock OFF AHB Bus clock OFF Memory clocks OFF
	DEEPSLEEP = 1 Enable WFE	Wakeup event	

5.4.2 Peripheral clock gating

In Run mode, individual clocks can be stopped at any time to reduce power.

Peripheral clock gating is controlled by the CRG block.

Below is the list of clocks which can be gating in CRG block.

- ADC clock (ADCCLK)
- SSP0, SSP1 clock (SSPCLK)
- UART0, UART1 clock (UARTCLK)
- Two Timer clocks (TIMCLK0, TIMCLK1)
- 8ea PWM clocks (PWMCLK0 - PWMCLK7)
- WDOG clock (WDOGCLK)
- Random number generator clock (RNGCLK)

6 System tick timer

6.1 Introduction

System tick timer(SysTick) is part of the ARM Cortex-M0 core

6.2 Features

Simple 24bit timer.

Clocked internally by the system clock or the system clock/2.

6.3 Functional description

The SysTick timer is an integral part of Cortex-M0. The SysTick timer is intended to generate a fixed 10 millisecond interrupt for use by an operating system or other system management software.

Since the SysTick timer is a part of the Cortex-M0, it facilitates porting of software by providing a standard timer that is available on Cortex-M0 based devices. The SysTick timer can be used for :

- An RTOS tick timer which fires at a programmable rate (for example 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the core clock.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

7 TCIPCore Offload Engine (TOE)

7.1 Introduction

The TCP/IPCore Offload Engine (TOE) is a Hardwired TCP/IP embedded Ethernet controller that provides easier Internet connection to embedded systems. TOE enables users to have Internet connectivity in their applications by using the TCP/IP stack.

WIZnet's Hardwired TCP/IP is the market-proven technology that supports TCP, UDP, IPv4, ICMP, ARP, IGMP, and PPPoE protocols. TOE embeds the 32Kbyte internal memory buffer for the Ethernet packet processing. Using TOE allows users to implement the Ethernet application by adding the simple socket program. It's faster and easier than using any other Embedded Ethernet solutions. 8 independent hardware sockets can be used simultaneously.

TOE also provides WOL (Wake on LAN) to reduce power consumption of the system.

7.2 Features

- Supports Hardwired TCP/IP Protocols : TCP, UDP, ICMP, IPv4, ARP, IGMP, PPPoE
- Supports 8 independent sockets simultaneously
- Supports Power down mode
- Supports Wake on LAN over UDP
- Internal 32Kbytes Memory for TX/RX Buffers
- Not supports IP Fragmentation

7.3 Functional description

Figure 4 shows the TOE block diagram.




Figure 4 TOE block diagram

7.4 TOE Memory map

TOE has one Common Register Block, eight Socket Register Blocks, and TX/RX Buffer Blocks allocated to each Socket. Figure 5 shows the selected block by the base address and the available offset address range of Socket TX/RX Buffer Blocks. Each Socket's TX Buffer Block physically exists in one 16KB TX memory and is initially allocated with 2KB. Also, Each Socket's RX Buffer Block physically exists in one 16KB RX Memory and is initially allocated with 2KB. Regardless of the allocated size of each Socket TX/RX Buffer, it can be accessible within the 16 bits offset address range (From 0x0000 to 0xFFFF).

Refer to 'Chapter 7.4.3' for more information about 16KB TX/RX Memory organization and access method.




Figure 5. Register & Memory Organization