# mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



### W77L532A DATA SHEET

## nuvoTon

### **8-BIT MICROCONTROLLER**

#### Table of Contents-

1.	GENERAL DESCRIPTION	2
2.	FEATURES	2
3.	PIN CONFIGURATIONS	3
4.	PIN DESCRIPTION	4
5.	FUNCTIONAL DESCRIPTION	6
6.	MEMORY ORGANIZATION	8
7.	INSTRUCTION	
8.	INSTRUCTION TIMING	
9.	POWER MANAGEMENT	41
10.	RESET CONDITIONS	
11.	RESET STATE	
12.	PROGRAMMABLE TIMERS/COUNTERS	
13.	TIMED ACCESS PROTECTION	65
14.	H/W REBOOT MODE (BOOT FROM 4K BYTES OF LDFLASH )	
15.	IN-SYSTEM PROGRAMMING	
	15.1 The Loader Program locates at LDFLASH memory	
	15.2 The Loader Program locates at APFLASH memory	
16.	ON-CHIP FLASH EPROM CHARACTERISTICS	
17.	SECURITY BITS	
18.	ELECTRICAL CHARACTERISTIC	73
	18.1 Absolute Maximum Ratings	73
	18.2 DC Characteristics	
	18.3 AC Characteristics	75
19.	TYPICAL APPLICATION CIRCUITS	79
	19.1 Crystal connections	
	19.2 Expanded External Data Memory and Oscillator	
20.	PACKAGE DIMENSIONS	
	20.1 40-pin DIP	
	20.2 44-pin PLCC	81
	20.3 44-pin QFP	
21.	APPLICATION NOTE	
22.	REVISION HISTORY	

-1-


#### **1. GENERAL DESCRIPTION**

The W77L532 is a fast 8051 compatible microcontroller with a redesigned processor core without wasted clock and memory cycles. As a result, it executes every 8051 instruction faster than the original 8051 for the same crystal speed. Typically, the instruction executing time of W77L532 is 1.5 to 3 times faster then that of traditional 8051, depending on the type of instruction. In general, the overall performance is about 2.5 times better than the original for the same crystal speed. Giving the same throughput with lower clock speed, power consumption has been improved. Consequently, the W77L532 is a fully static CMOS design; it can also be operated at a lower crystal clock. The W77L532 contains In-System Programmable(ISP) 128 KB bank-addressed Flash EPROM; 4KB auxiliary Flash EPROM for loader program; operating voltage from 2.7V to 5.5V; on-chip 1 KB MOVX SRAM; three power saving modes.

#### 2. FEATURES

- 8-bit CMOS microcontroller
- High speed architecture of 4 clocks/machine cycle runs up to 20 MHz
- Pin compatible with standard 80C52
- Instruction-set compatible with MCS-51
- Four 8-bit I/O Ports; Port 0 has internal pull-up resisters enabled by software
- One extra 4-bit I/O port and Wait State control signal (available on 44-pin PLCC/QFP package)
- Three 16-bit Timers
- 12 interrupt sources with two levels of priority
- On-chip oscillator and clock circuitry
- Two enhanced full duplex serial ports
- Dula 64KB In-System Programmable Flash EPROM banks (APFLASH0 and APFLASH1)
- 4KB Auxiliary Flash EPROM for loader program (LDFLASH)
- 256 bytes scratch-pad RAM
- 1 KB on-chip SRAM for MOVX instruction
- Programmable Watchdog Timer
- Software Reset
- Dual 16-bit Data Pointers
- Software programmable access cycle to external RAM/peripherals
- Packages:
  - Lead Free(RoHs) DIP 40: W77L532A25DL
  - Lead Free(RoHs) PLCC 44: W77L532A25PL
  - Lead Free(RoHsS) QFP 44: W77L532A25FL

#### 3. PIN CONFIGURATIONS



Publication Release Date: December 4, 2008 Revision A10

#### 4. PIN DESCRIPTION

SYMBOL	TYPE	DESCRIPTIONS
ĒĀ	I	<b>EXTERNAL ACCESS ENABLE:</b> This pin forces the processor to execute out of external ROM. It should be kept high to access internal ROM. The ROM address and data will not be present on the bus if $\overline{EA}$ pin is high
PSEN	0	<b>PROGRAM STORE ENABLE:</b> PSEN enables the external ROM data onto the Port 0 address/data bus during fetch and MOVC operations. When internal ROM access is performed, no PSEN strobe signal outputs from this pin.
ALE	0	<b>ADDRESS LATCH ENABLE:</b> ALE is used to enable the address latch that separates the address from the data on Port 0.
RST	I	<b>RESET:</b> A high on this pin for two machine cycles while the oscillator is running resets the device.
XTAL1	Ι	<b>CRYSTAL1:</b> This is the crystal oscillator input. This pin may be driven by an external clock.
XTAL2	0	CRYSTAL2: This is the crystal oscillator output. It is the inversion of XTAL1.
Vss	Ι	GROUND: Ground potential
Vdd	Ι	POWER SUPPLY: Supply voltage for operation.
P0.0-P0.7	I/O	<b>PORT 0:</b> Port 0 is an open-drain bi-directional I/O port. This port also provides a multiplexed low order address/data bus during accesses to external memory.
		Port 0 has internal pull-up resisters enabled by software.
		<b>PORT 1:</b> Port 1 is a bi-directional I/O port with internal pull-ups. The bits have alternate functions which are described below: T2(P1.0): Timer/Counter 2 external count input
		T2EX(P1.1): Timer/Counter 2 Reload/Capture/Direction control
		RXD1(P1.2): Serial port 2 RXD
P1.0-P1.7	I/O	TXD1(P1.3): Serial port 2 TXD
		INT2(P1.4): External Interrupt 2
		INT3 (P1.5): External Interrupt 3
		INT4(P1.6): External Interrupt 4
		INT5 (P1.7): External Interrupt 5
P2.0-P2.7	I/O	<b>PORT 2:</b> Port 2 is a bi-directional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory. The P2.6 and P2.7 also provide the alternate function /REBOOT which is H/W reboot from LD flash.

Pin Description, continued

SYMBOL	TYPE	DESCRIPTIONS
		<b>PORT 3:</b> Port 3 is a bi-directional I/O port with internal pull-ups. All bits have alternate functions, which are described below:
		RXD(P3.0) : Serial Port 0 input
		TXD(P3.1) : Serial Port 0 output
		INT0 (P3.2) : External Interrupt 0
P3.0–P3.7 I/O		INT1 (P3.3) : External Interrupt 1
		T0(P3.4) : Timer 0 External Input
		T1(P3.5) : Timer 1 External Input
		WR (P3.6) : External Data Memory Write Strobe
		RD (P3.7) : External Data Memory Read Strobe
P4.0-P4.3	I/O	<b>PORT 4:</b> Port 4 is a 4-bit bi-directional I/O port. The P4.0 also provides the alternate function $\overrightarrow{WAIT}$ which is the wait state control signal. The P4.3 also provide the alternate function /REBOOT which is H/W reboot from LD flash.

\* Note: TYPE I: input, O: output, I/O: bi-directional.



### nuvoton

#### 5. FUNCTIONAL DESCRIPTION

The W77L532 is 8052 pin compatible and instruction set compatible. It includes the resources of the standard 8052 such as four 8-bit I/O Ports, three 16-bit timer/counters, full duplex serial port and interrupt sources.

The W77L532 features a faster running and better performance 8-bit CPU with a redesigned core processor without wasted clock and memory cycles. it improves the performance not just by running at high frequency but also by reducing the machine cycle duration from the standard 8052 period of twelve clocks to four clock cycles for the majority of instructions. This improves performance by an average of 1.5 to 3 times. The W77L532 also provides dual Data Pointers (DPTRs) to speed up block data memory transfers. It can also adjust the duration of the MOVX instruction (access to off-chip data memory) between two machine cycles and nine machine cycles. This flexibility allows the W77L532 to work efficiently with both fast and slow RAMs and peripheral devices. In addition, the W77L532 contains on-chip 1KB MOVX SRAM, the address of which is between 0000H and 03FFH. It only can be accessed by MOVX instruction; this on-chip SRAM is optional under software control.

The W77L532 is an 8052 compatible device that gives the user the features of the original 8052 device. but with improved speed and power consumption characteristics. It has the same instruction set as the 8051 family, with one addition: DEC DPTR (op-code A5H, the DPTR is decreased by 1). While the original 8051 family was designed to operate at 12 clock periods per machine cycle, the W77L532 operates at a much reduced clock rate of only 4 clock periods per machine cycle. This naturally speeds up the execution of instructions. Consequently, the W77L532 can run at a higher speed as compared to the original 8052, even if the same crystal is used. Since the W77L532 is a fully static CMOS design, it can also be operated at a lower crystal clock, giving the same throughput in terms of instruction execution, yet reducing the power consumption.

The 4 clocks per machine cycle feature in the W77L532 is responsible for a three-fold increase in execution speed. The W77L532 has all the standard features of the 8052, and has a few extra peripherals and features as well.

#### I/O Ports

The W77L532 has four 8-bit ports and one extra 4-bit port. Port 0 can be used as an Address/Data bus when external program is running or external memory/device is accessed by MOVC or MOVX instruction. In these cases, it has strong pull-ups and pull-downs, and does not need any external pullups. Otherwise it can be used as a general I/O port with open-drain circuit. Port 2 is used chiefly as the upper 8-bits of the Address bus when port 0 is used as an address/data bus. It also has strong pull-ups and pull-downs when it serves as an address bus. Port 1 and 3 act as I/O ports with alternate functions. Port 4 is only available on 44-pin PLCC/QFP package type. It serves as a general purpose I/O port as Port 1 and Port 3. The P4.0 has an alternate function CP/RL2 which is the wait state control signal. When wait state control signal is enabled, P4.0 is input only.

#### Serial I/O

The W77L532 has two enhanced serial ports that are functionally similar to the serial port of the original 8052 family. However the serial ports on the W77L532 can operate in different modes in order to obtain timing similarity as well. Note that the serial port 0 can use Timer 1 or 2 as baud rate generator, but the serial port 1 can only use Timer 1 as baud rate generator. The serial ports have the enhanced features of Automatic Address recognition and Frame Error detection. STOL ST

### nuvoton

#### Timers

The W77L532 has three 16-bit timers that are functionally similar to the timers of the 8052 family. When used as timers, they can be set to run at either 4 clocks or 12 clocks per count, thus providing the user with the option of operating in a mode that emulates the timing of the original 8052. The W77L532 has an additional feature, the watchdoo timer. This timer is used as a System Monitor or as a verv long time period timer.

#### Interrupts

The Interrupt structure in the W77L532 is slightly different from that of the standard 8052. Due to the presence of additional features and peripherals, the number of interrupt sources and vectors has been increased. The W77L532 provides 12 interrupt resources with two priority level, including six external interrupt sources, timer interrupts, serial I/O interrupts.

#### **Data Pointers**

The original 8052 had only one 16-bit Data Pointer (DPL, DPH). In the W77L532, there is an additional 16-bit Data Pointer (DPL1, DPH1). This new Data Pointer uses two SFR locations which were unused in the original 8052. In addition there is an added instruction, DEC DPTR (op-code A5H), which helps in improving programming flexibility for the user.

#### **Power Management**

Like the standard 80C52, the W77L532 also has IDLE and POWER DOWN modes of operation. The W77L532 provides a new Economy mode which allow user to switch the internal clock rate divided by either 4, 64 or 1024. In the IDLE mode, the clock to the CPU core is stopped while the timers, serial ports and interrupts clock continue to operate. In the POWER DOWN mode, all the clock are stopped and the chip operation is completely stopped. This is the lowest power consumption state.

#### **On-chip Data SRAM**

The W77L532 has 1K Bytes of data space SRAM which is read/write accessible and is memory mapped. This on-chip MOVX SRAM is reached by the MOVX instruction. It is not used for executable program memory. There is no conflict or overlap among the 256 bytes Scratchpad RAM and the 1K Bytes MOVX SRAM as they use different addressing modes and separate instructions. The on-chip MOVX SRAM is enabled by setting the DME0 bit in the PMR register. After a reset, the DME0 bit is a cleared such that the on-chip MOVX SRAM is disabled, and all data memory spaces 0000H-FFFFH

Publication Release Date: December 4, 2008 Revision A10

- 7 -

#### 6. MEMORY ORGANIZATION

The W77L532 separates the memory into two separate sections, the Program Memory and the Data Memory. The Program Memory is used to store the instruction op-codes, while the Data Memory is used to store data or for memory mapped devices.

#### **Program Memory**

The Program Memory on the standard 8052 can only be addressed to 64 Kbytes long. By invoking the banking methodology, W77L532 can extend to two 64KB flash EPROM banks, APFLASH0 and APFLASH1. There are on-chip ROM banks which can be used similarly to that of the 8052. All instructions are fetched for execution from this memory area. The MOVC instruction can also access this memory region. There is an auxiliary 4KB Flash EPROM bank (LDFLASH) resided user loader program for In-System Programming (ISP). Both APFLASHs allow serial or parallel download according to user loader program in LDFLASH.

#### **Data Memory**

The W77L532 can access up to 64Kbytes of external Data Memory. This memory region is accessed by the MOVX instructions. Unlike the 8051 derivatives, the W77L532 contains on-chip 1K bytes MOVX SRAM of Data Memory, which can only be accessed by MOVX instructions. These 1K bytes of SRAM are between address 0000H and 03FFH. Access to the on-chip MOVX SRAM is optional under software control. When enabled by software, any MOVX instruction that uses this area will go to the on-chip RAM. MOVX addresses greater than 03FFH automatically go to external memory through Port 0 and 2. When disabled, the 1KB memory area is transparent to the system memory map. Any MOVX directed to the space between 0000H and FFFFH goes to the expanded bus on Port 0 and 2. This is the default condition. In addition, the W77L532 has the standard 256 bytes of on-chip Scratchpad RAM. This can be accessed either by direct addressing or by indirect addressing. There are also some Special Function Registers (SFRs), which can only be accessed by direct addressing. Since the Scratchpad RAM is only 256 bytes, it can be used only when data contents are small. In the event that larger data contents are present, two selections can be used. One is on-chip MOVX SRAM , the other is the external Data Memory. The on-chip MOVX SRAM can only be accessed by a MOVX instruction, the same as that for external Data Memory. However, the on-chip RAM has the fastest access times.




Figure 1. Memory Map

	FFh [					~//	1.12			1
	80h				Indirect	RAM				
	7Fh 30h				Direct	RAM				
	2Fh	7F	7E	7D	7C	7B	7A	79	78	] ◀-┐
	2Eh	77	76	75	74	73	72	71	70	Can and a second
	2Dh	<u>6F</u>	6E	6D	6C	<u>6B</u>	6A	69	68	N N
	2Ch	67	66	65 5 D	64	63	62	61	60	0 42
	2Bh 2Ah	<u>5F</u> 57	5E 56	5D 55	<u>5C</u> 54	5B 53	5A 52	<u>59</u> 51	<u>58</u> 50	20 (0)
	29h	4F	4E	4D	4C	4B	4A	49	48	102
	28h	47	46	45	44	43	42	41	40	Bit Addressable
	27h	3F	3E	3D	3C	3B	3A	39	38	1000
	26h	37	36	35	34	33	32	31	30	20H–2FH
	25h	2F	2E	2D	2C	2B	2A	29	28	02
	24h	27	26	25	24	23	22	21	20	1.16
	23h 22h	<u>1F</u> 17	1E 16	1D 15	1C 14	1B 13	1A 12	<u>19</u> 11	18 10	
	2211 21h	0F	0E	0D	0C	0B	0A	09	08	
	20h	07	06	05	04	03	02	01	00	╡ፈ┘
	1Fh 18h				Banl	-			•	
	17h 10h				Banl	< 2				1
	0Fh 08h				Banl	< 1				1
S	07h 00h				Banl	< 0				-
2	L									
X A										
202	200		Figu	re 2. Scra	tchpad RA	M/Regist	er Address	sing		

Publication Release Date: December 4, 2008 Revision A10

### nuvoton

#### **Special Function Registers**

The W77L532 uses Special Function Registers (SFRs) to control and monitor peripherals and their Modes.

The SFRs reside in the register locations 80-FFh and are accessed by direct addressing only. Some of the SFRs are bit addressable. This is very useful in cases where one wishes to modify a particular bit without changing the others. The SFRs that are bit addressable are those whose addresses end in 0 or 8. The W77L532 contains all the SFRs present in the standard 8052. However, some additional SFRs have been added. In some cases unused bits in the original 8052 have been given new functions. The list of SFRs is as follows. The table is condensed with eight locations per row. Empty locations indicate that there are no registers at these addresses. When a bit or register is not implemented, it will read high.

			-					a second s
F8	EIP						1420	0
F0	В						NO	No.
E8	EIE						2	200
E0	ACC							Sol
D8	WDCON							5
D0	PSW							8
C8	T2CON	T2MOD	RCAP2L	RCAP2H	TL2	TH2		
C0	SCON1	SBUF1	WSCON		PMR	STATUS		ТА
B8	IP	SADEN	SADEN1					
B0	P3							
A8	IE	SADDR	SADDR1	ROMCON	SFRAL	SFRAH	SFDFD	SFRCN
A0	P2		P4CSIN			P4		
98	SCON0	SBUF	P42AL	P42AH	P43AL	P43AH		CHPCON
90	P1	EXIF	P4CONA	P4CONB	P40AL	P40AH	P41AL	P41AH
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	
80	P0	SP	DPL	DPH	DPL1	DPH1	DPS	PCON

#### **Table 1. Special Function Register Location Table**

in the Note: The SFRs in the column with dark borders are bit-addressable.

A brief description of the SFRs now follows.

#### PORT 0

Bit:	7	6	5	4	3	2	1	0
	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
				- V/	A 1211	<i>a</i>		

Mnemonic: P0

Address: 80h

Port 0 is an open-drain bi-directional I/O port. This port also provides a multiplexed low order address/data bus during accesses to external memory. Besides, it has internal pull-up resisters enabled by setting POUP of P4CSIN (A2H) to high.

#### STACK POINTER

Bit:	7	6	5	4	3	2	0,14	0
	SP.7	SP.6	SP.5	SP.4	SP.3	SP.2	SP.1	SP.0
Inomoni	0. SD				/	ddroce: 9	21h	

Mnemonic: SF

Address: 81h

The Stack Pointer stores the Scratchpad RAM address where the stack begins. In other words, it always points to the top of the stack.

#### DATA POINTER LOW

Bit:	7	6	5	4	3	2	1	0
	DPL.7	DPL.6	DPL.5	DPL.4	DPL.3	DPL.2	DPL.1	DPL.0

**Mnemonic: DPL** 

Address: 82h

This is the low byte of the standard 8052 16-bit data pointer.

#### **DATA POINTER HIGH**

	Bit:	7	6	5	4	3	2	1	0
		DPH.7	DPH.6	DPH.5	DPH.4	DPH.3	DPH.2	DPH.1	DPH.0
	Mnemoni	c: DPH				A	Address: 8	13h	
This is the high	byte of the	standard	8052 16-l	bit data po	ointer.				
DATA POINTE	R LOW1								
	Bit:	7	6	5	4	3	2	1	0
		DPL1.7	DPL1.6	DPL1.5	DPL1.4	DPL1.3	DPL1.2	DPL1.1	DPL1.0
	Mnemoni	c: DPL1				A	Address: 8	34h	
				- 11 -		blication R	elease Dat		oer 4, 2008 vision A10

This is the low byte of the new additional 16-bit data pointer that has been added to the W77L532. The user can switch between DPL, DPH and DPL1, DPH1 simply by setting register DPS = 1. The instructions that use DPTR will now access DPL1 and DPH1 in place of DPL and DPH. If they are not required they can be used as conventional register locations by the user.

#### **DATA POINTER HIGH1**


Bit:	7	6	5	4	3	2	1	0
	DPH1.7	DPH1.6	DPH1.5	DPH1.4	DPH1.3	DPH1.2	DPH1.1	DPH1.0
					192			

Mnemonic: DPH1

Address: 85h

This is the high byte of the new additional 16-bit data pointer that has been added to the W77L532. The user can switch between DPL, DPH and DPL1, DPH1 simply by setting register DPS = 1. The instructions that use DPTR will now access DPL1 and DPH1 in place of DPL and DPH. If they are not required they can be used as conventional register locations by the user.

#### DATA POINTER SELECT



Mnemonic: DPS

Address: 86h

DPS.0: This bit is used to select either the DPL,DPH pair or the DPL1,DPH1 pair as the active Data Pointer. When set to 1, DPL1, DPH1 will be selected, otherwise DPL,DPH will be selected.

DPS.1-7:These bits are reserved, but will read 0.

#### **POWER CONTROL**

Bit:	7	6	5	4	3	2	1	0
	SM0D	SMOD0	-	-	GF1	GF0	PD	IDL

Mnemonic: PCON

Address: 87h


SMOD: This bit doubles the serial port baud rate in mode 1, 2, and 3 when set to 1.

- SMOD0: Framing Error Detection Enable: When SMOD0 is set to 1, then SCON.7(SCON1.7) indicates a Frame Error and acts as the FE(FE\_1) flag. When SMOD0 is 0, then SCON.7(SCON1.7) acts as per the standard 8052 function.
- GF1-0: These two bits are general purpose user flags.
- PD: Setting this bit causes the W77L532 to go into the POWER DOWN mode. In this mode all the clocks are stopped and program execution is frozen.
- IDL: Setting this bit causes the W77L532 to go into the IDLE mode. In this mode the clocks to the CPU are stopped, so program execution is frozen. But the clock to the serial, timer and interrupt blocks is not stopped, and these blocks continue operating.

#### **TIMER CONTROL**

Bit:	7	6	5	4	3	2	1	0
	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
Mnemoni	c: TCON			UN.		Address: 8	8h	

- TF1: Timer 1 overflow flag: This bit is set when Timer 1 overflows. It is cleared automatically when the program does a timer 1 interrupt service routine. Software can also set or clear this bit.
- TR1: Timer 1 run control: This bit is set or cleared by software to turn timer/counter on or off.
- TF0: Timer 0 overflow flag: This bit is set when Timer 0 overflows. It is cleared automatically when the program does a timer 0 interrupt service routine. Software can also set or clear this bit.
- TR0: Timer 0 run control: This bit is set or cleared by software to turn timer/counter on or off.
- IE1: Interrupt 1 edge detect: Set by hardware when an edge/level is detected on INT1. This bit is cleared by hardware when the service routine is vectored to only if the interrupt was edge triggered. Otherwise it follows the pin.
- IT1: Interrupt 1 type control: Set/cleared by software to specify falling edge/ low level triggered external inputs.
- IE0: Interrupt 0 edge detect: Set by hardware when an edge/level is detected on INT0. This bit is cleared by hardware when the service routine is vectored to only if the interrupt was edge triggered. Otherwise it follows the pin.
- IT0: Interrupt 0 type control: Set/cleared by software to specify falling edge/ low level triggered external inputs.



#### TIMER MODE CONTROL

- GATE: Gating control: When this bit is set, Timer/counter x is enabled only while INTx pin is high and TRx control bit is set. When cleared, Timer x is enabled whenever TRx control bit is set.
- $C/\overline{T}$ : Timer or Counter Select: When cleared, the timer is incremented by internal clocks. When set , the timer counts high-to-low edges of the Tx pin.

- 13 -

#### M1, M0: Mode Select bits:


M1	MO	MODE
0	0	Mode 0: 8-bits with 5-bit prescale.
0	1	Mode 1: 16-bits, no prescale.
1	0	Mode 2: 8-bits with auto-reload from THx
1	1	Mode 3: (Timer 0) TL0 is an 8-bit timer/counter controlled by the standard Timer 0 control bits. TH0 is a 8-bit timer only controlled by Timer 1 control bits. (Timer 1) Timer/counter is stopped.

#### TIMER 0 LSB

	D:+-								
	Bit:	7	6	5	4	3	2	1/6	0
		TL0.7	TL0.6	TL0.5	TL0.4	TL0.3	TL0.2	TL0.1	TL0.0
	Mnemoni	c: TL0				A	ddress: 8	Ah	N/
TL0.7-0: Timer	r 0 LSB								
TIMER 1 LSB									
	Bit:	7	6	5	4	3	2	1	0
		TL1.7	TL1.6	TL1.5	TL1.4	TL1.3	TL1.2	TL1.1	TL1.0
	Mnemoni	c: TL1				A	ddress: 8	Bh	
TL1.7-0:Timer	1 LSB								
TIMER 0 MSB	ģ								
	Bit:	7	6	5	4	3	2	1	0
		TH0.7	TH0.6	TH0.5	TH0.4	TH0.3	TH0.2	TH0.1	TH0.0
	Mnemonio	c: TH0				A	ddress: 8	Ch	
TH0.7-0: Time	r 0 MSB								
TIMER 1 MSB	5								
	Bit:	7	6	5	4	3	2	1	0
				TH1.5	TH1.4	TH1.3	TH1.2	TH1.1	TH1.0
		TH1.7	TH1.6	111.5	1 🗆 1.4	111.3	1111.2		
	Mnemonio		THT.6	111.5	1 🗆 1.4		ddress: 8		
TH1.7-0: Time			IHI.6	111.3	101.4				
TH1.7-0: Time			111.6	111.5	1 11.4				
TH1.7-0: Time				1.1.3	1 🗆 1.4				
TH1.7-0: Time				1.1.3	101.4				
TH1.7-0: Time				1.1.3	101.4				



#### **CLOCK CONTROL**



WD1-0:Watchdog timer mode select bits: These bits determine the time-out period for the watchdog timer. In all four time-out options the reset time-out is 512 clocks more than the interrupt time-out period.

WD1	WD0	INTERRUPT TIME-OUT	RESET TIME-OUT
0	0	2 <sup>17</sup>	2 <sup>17</sup> + 512
0	1	2 <sup>20</sup>	2 <sup>20</sup> + 512
1	0	2 <sup>23</sup>	2 <sup>23</sup> + 512
1	1	2 <sup>26</sup>	2 <sup>26</sup> + 512

- T2M: Timer 2 clock select: When T2M is set to 1, timer 2 uses a divide by 4 clock, and when set to 0 it uses a divide by 12 clock.
- T1M: Timer 1 clock select: When T1M is set to 1, timer 1 uses a divide by 4 clock, and when set to 0 it uses a divide by 12 clock.
- T0M: Timer 0 clock select: When T0M is set to 1, timer 0 uses a divide by 4 clock, and when set to 0 it uses a divide by 12 clock.
- MD2-0: Stretch MOVX select bits: These three bits are used to select the stretch value for the MOVX instruction. Using a variable MOVX length enables the user to access slower external memory devices or peripherals without the need for external circuits. The RD or WR strobe will be stretched by the selected interval. When accessing the on-chip SRAM, the MOVX instruction is always in 2 machine cycles regardless of the stretch setting. By default, the stretch has value of 1. If the user needs faster accessing, then a stretch value of 0 should be selected.

MD2	MD1	MD0	Stretch value	MOVX duration
0	0	0	0	2 machine cycles
0	0	1	1	3 machine cycles (Default)
0	1	0	2	4 machine cycles
0	1	1	3	5 machine cycles
5	0	0	4	6 machine cycles
14	0	1	5	7 machine cycles
1	Po	0	6	8 machine cycles
1/3	16	1	7	9 machine cycles

PORT 1

PORT 1								
Bit:	7	6	5	4	3	2	1	0
	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
Mnemor	nic: P1			10	P	Address: 9	90h	
P1.7-0: General purpose access, however also have alterna	r in case o	f read-mo	odify-write	instructio	ns, the p	ort latch i	is read. S	Some pins
P1.1 : T2EX P1.2 : RXD1 P1.3 : TXD1 P1.4 : INT2 P1.5 : INT3 P1.6 : INT4	External I/C Timer/Cour Serial Port Serial Port External Int External Int External Int	nter 2 Cap 1 Receive 1 Transmi errupt 2 errupt 3 errupt 4	ture/Reloa					
EXTERNAL INTERRUP	T FLAG							
Bit:	7	6	5	4	3	2	1	0
	IE5	IE4	IE3	IE2	-	-	-	-
Mnemor	nic: EXIF				ļ	Address: 9	)1h	
IE5: External Interrupt 5 f IE4: External Interrupt 4 f IE3: External Interrupt 3 f IE2: External Interrupt 2 f	ilag. Set by ilag. Set by	hardware hardware	when a ri when a fa	ising edge alling edge	e is detecte e is detect	ed on INT ted on IN⁻	<sup>7</sup> 4. ТЗ .	
PORT 4 CONTROL REC	<b>GISTER A</b>							
Bit:	7	6	5	4	3	2	1	0
	P41M1	P41M0	P41C1	P41C0	P40M1	P40M0	P40C1	P40C0
Mnemor	nic: P4CON	A			ŀ	Address: 9	92h	

**PORT 4 CONTROL REGISTER B** 

Bit:	7	6	5	4	3	2	1	0
, ~ (C)	P43M1	P43M0	P43C1	P43C0	P42M1	P42M0	P42C1	P42C0

Mnemonic: P4CONB

Address: 93h

BIT NAME	FUNCTION										
	Port 4 alternate modes.										
	=00: M	=00: Mode 0. P4.x is a general purpose I/O port which is the same as Port 1.									
P4xM1, P4xM0							elect purp ts P4xC1,		addre		
							elect purp ts P4xC1,		addre		
							ip select p AL and bits				
	Port 4	Chip-sele	ct Mode a	ddress co	mparison	ı:	En.	Ca			
			the full ad d P4xAL.	ddress (1)	6 bits len	gth) with	the base	address	registe		
P4xC1,P4xC0		=01: Compare the 15 high bits (A15-A1) of address bus with the base address registers P4xAH and P4xAL.									
			the 14 hiq P4xAH an		15-A2) of	address	bus with	the base	addres		
			he 8 high 94xAH and		A8) of add	dress bus	with the b	ase addre	ess		
P4.0 BASE ADD	RESS LC	W BYTE	REGIST	ER							
	Bit:	7	6	5	4	3	2	1	0		
		A7	A6	A5	A4	A3	A2	A1	A0		
I	Mnemonio	c: P40AL				,	Address: 9	)4h			
P4.0 BASE ADD	RESS HI	GH ВҮТЕ	REGIST	ER							
	Bit:	7	6	5	4	3	2	1	0		
		A15	A14	A13	A12	A11	A10	A9	A8		
0.	Mnemonio	c: P40AH				,	Address: 9	95h			
P4.1 BASE ADD	RESS LC	W BYTE	REGIST	ER							
	Bit:	7	6	5	4	3	2	1	0		
		A7	A6	A5	A4	A3	A2	A1	A0		
	Vnemonia		A6	A5	A4		A2 Address: 9		A		

#### P4.1 BASE ADDRESS HIGH BYTE REGISTER

Bit:	7	6	5	4	3	2	1	0
D	A15	A14	A13	A12	A11	A10	A9	A8

Mnemonic: P41AH

Address: 97h

#### SERIAL PORT CONTROL

Bit:	7	6	5	4	3	2	1	0
	SM0/FE	SM1	SM2	REN	TB8	RB8	ΤI	RI
Mnemor	nic: SCON			12		Address: 9	)8h	

SM0/FE: Serial port 0, Mode 0 bit or Framing Error Flag: The SMOD0 bit in PCON SFR determines whether this bit acts as SM0 or as FE. The operation of SM0 is described below. When used as FE, this bit will be set to indicate an invalid stop bit. This bit must be manually cleared in software to clear the FE condition.

SM1: Serial port Mode bit 1:

SM0	SM1	Mode	Description	Length	<b>Baud rate</b>
0	0	0	Synchronous	8	4/12 Tclk
0	1	1	Asynchronous	10	Variable
1	0	2	Asynchronous	11	64/32 Tclk
1	1	3	Asynchronous	11	Variable

- SM2: Multiple processors communication. Setting this bit to 1 enables the multiprocessor communication feature in mode 2 and 3. In mode 2 or 3, if SM2 is set to 1, then RI will not be activated if the received 9th data bit (RB8) is 0. In mode 1, if SM2 = 1, then RI will not be activated if a valid stop bit was not received. In mode 0, the SM2 bit controls the serial port clock. If set to 0, then the serial port runs at a divide by 12 clock of the oscillator. This gives compatibility with the standard 8052. When set to 1, the serial clock become divide by 4 of the oscillator clock. This results in faster synchronous serial communication.
- REN: Receive enable: When set to 1 serial reception is enabled, otherwise reception is disabled.
- TB8: This is the 9th bit to be transmitted in modes 2 and 3. This bit is set and cleared by software as desired.
- RB8: In modes 2 and 3 this is the received 9th data bit. In mode 1, if SM2 = 0, RB8 is the stop bit that was received. In mode 0 it has no function.
- TI: Transmit interrupt flag: This flag is set by hardware at the end of the 8th bit time in mode 0, or at the beginning of the stop bit in all other modes during serial transmission. This bit must be cleared by software.
- RI: Receive interrupt flag: This flag is set by hardware at the end of the 8th bit time in mode 0, or halfway through the stop bits time in the other modes during serial reception. However the restrictions of SM2 apply to this bit. This bit can be cleared only by software.

#### SERIAL DATA BUFFER

Bit:	7	6	5	4	3	2	1	0
	SBUF.7	SBUF.6	SBUF.5	SBUF.4	SBUF.3	SBUF.2	SBUF.1	SBUF.0

Mnemonic: SBUF

Address: 99h

SBUF.7-0: Serial data on the serial port 0 is read from or written to this location. It actually consists of two separate internal 8-bit registers. One is the receive resister, and the other is the transmit buffer. Any read access gets data from the receive data buffer, while write access is to the transmit data buffer.

P4.2 BASE ADDRESS L	ом вуте	REGISTI	ER								
Bit:	7	6	5	4	3	2	1	0			
	A7	A6	A5	A4	A3	A2	A1	A0			
Mnemoni	c: P42AL			° (D)	ŀ	Address: 9	Ah				
P4.2 BASE ADDRESS H	IGH BYTE	REGIST	ER								
Bit:	7	6	5	4	3	2	1	0			
	A15	A14	A13	A12	A11	A10	A9	A8			
Mnemonic: P42AH Address: 9Bh											
P4.3 BASE ADDRESS L	ОЖ ВҮТЕ	REGISTI	ER								
Bit:	7	6	5	4	3	2	21 (	0			
	A7	A6	A5	A4	A3	A2	A1	A0			
Mnemoni	c: P43AL				ŀ	Address: 9	Ch				
P4.3 BASE ADDRESS H	IGH BYTE	REGIST	ER								
Bit:	7	6	5	4	3	2	1	0			
	A15	A14	A13	A12	A11	A10	A9	A8			
Mnemoni	c: P43AH				ŀ	Address: 9	Dh				
ISP CONTROL REGISTE	R										
Bit:	7	6	5	4	3	2	1	0			
	SWRST/HW	3 -	LDAP	-	-	-	LDSEL	ENP			
Mnemon	ic: CHPCC	N			/	Address: 9	9Fh				

- SWRST/HWB: Set this bit to launch a whole device reset that is same as asserting high to RST pin, micro controller will be back to initial state and clear this bit automatically. To read this bit, its alternate function to indicate the ISP hardware reboot mode is invoking when read it in high.
- LDAP: This bit is Read Only. High: device is executing the program in LDFLASH. Low: device is executing the program in APFLASHs.
- LDSEL: Loader program residence selection. Set to high to route the device fetching code from LDFLASH.
- ENP: In System Programming Mode Enable. Set this be to launch the ISP mode. Device will operate ISP procedures, such as Erase, Program and Read operations, according to correlative SFRs settings. During ISP mode, device achieves ISP operations by the way of IDLE state. In the other words, device is not indeed in IDLE mode is set bit PCON.1 while ISP is enabled. Clear this bit to disable ISP mode, device get back to normal operation including IDLE state.



#### **Software Reset**

Set CHPCON = 0X83, timer and enter IDLE mode. CPU will reset and restart from APFLASH after time out.

#### PORT 2

Bit:	7	6	5	4	3	2	1	0
	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0
					Wa.	100		

Mnemonic: P2

Address: A0h

P2.7-0: Port 2 is a bi-directional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory.

#### PORT 4 CHIP-SELECT POLARITY

Bit:	7	6	5	4	3	2	291	0
	P43INV	P42INV	P42INV	P40INV	-	-	"O);	POUP
Mnemonic	: P4CSIN				A	ddress: A	\2h	20

P4xINV: The active polarity of P4.x when set it as chip-select signal. High = Active High. Low = Active Low.

POUP: Enable Port 0 weak pull up.

#### PORT 4

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	P4.3	P4.2	P4.1	P4.0

Mnemonic: P4

Address: A5h

P4.3-0: Port 4 is a bi-directional I/O port with internal pull-ups. Port 4 can not use bit-addressable instruction (SETB or CLR).


#### INTERRUPT ENABLE

Bit:	7	6	5	4	3	2	1	0
	EA	ES1	ET2	ES	ET1	EX1	ET0	EX0

Mnemonic: IE

Address: A8h

- EA: Global enable. Enable/disable all interrupts except for PFI.
- ES1: Enable Serial Port 1 interrupt.
- ET2: Enable Timer 2 interrupt.
- ES: Enable Serial Port 0 interrupt.
- ET1: Enable Timer 1 interrupt
- EX1: Enable external interrupt 1
- ET0: Enable Timer 0 interrupt
- EX0: Enable external interrupt 0



#### **ISP ADDRESS LOW BYTE**

Bit:	7	6	5	4	3	2	1	0
	A7	A6	A5	A4	A3	A2	A1	A0
Mnemonio	: SFRAL					Ac	ldress: AC	h

Low byte destination address for In System Programming operations. SFRAH and SFRAL address a specific ROM bytes for erasure, porgramming or read.

Publication Release Date: December 4, 2008 Revision A10

- 21 -



#### **ISP ADDRESS HIGH BYTE**

	Bit:	7	6	5	4	3	2	1	0	
		A15	A14	A13	A12	A11	A10	A9	A8	
Mr	nemonio	: SFRAH			N/S	N. S.	Ad	ldress: AD	Dh	
High byte destination address for In System Programming operations. SFRAH and SFRAL address a specific ROM bytes for erasure, porgramming or read.										
ISP DATA BUFFER										
	Bit:	7	6	5	4	3	2	201	0	
		D7	D6	D5	D4	D3	D2	D1	D0	
Mi	nemonio	: SFRFD					Ad	ldress: AE	∃h	
In	ISP mo	de, read/	write a spe	cific byte	ROM cor	itent must	go throug	h SFRFD	register.	
ISP OPERATION	MODES	6								
	Bit:	7	6	5	4	3	2	1 5	0	
		BANK	WFWIN	NOE	NCE	CTRL3	CTRL2	CTRL1	CTRL0	
Mnemonic: SFRCN Address: AFh										

BANK: Select APFLASH banks for ISP. Set it 1 access to APFLASH1, clear it to APFLASH0.


WFWIN: Destenation ROM bank for programming, erasure and read. 0 = APFLASHx, 1 = LDFLASH. NOE: Flash EPROM output enable.

NCE: Flash EPROM chip enable.

CTRL[3:0]: Mode Selection.

ISP Mode	BANK	WFWIN	NOE	NCE	CTRL<3:0 >	SFRAH, SFRAL	SFRF
Erase 4KB LDFLASH	0	1	1	0	0010	Х	Х
Erase 64K APFLASH0	0	0	1	0	0010	Х	Х
Erase 64K APFLASH1	1	0	1	0	0010	Х	Х
Program 4KB LDFLASH	0	1	1	0	0001	Address in	Data i
Program 64KB APFLASH0	0	0	1	0	0001	Address in	Data i
Program 64KB APFLASH1	1	0	1	0	0001	Address in	Data i
Read 4KB LDFLASH	0	1	0	0	0000	Address in	Data o
Read 64KB APFLASH0	0	0	0	0	0000	Address in	Data o
Read 64KB APFLASH1	16	0	0	0	0000	Address in	Data o

#### PORT 3




SADEN: This register enables the Automatic Address Recognition feature of the Serial port 0. When a bit in the SADEN is set to 1, the same bit location in SADDR will be compared with the incoming serial data. When SADEN.n is 0, then the bit becomes a "don't care" in the comparison. This register enables the Automatic Address Recognition feature of the Serial port 0. When all the bits of SADEN are 0, interrupt will occur for any incoming address.

Publication Release Date: December 4, 2008 Revision A10



#### **SLAVE ADDRESS MASK ENABLE 1**



SADEN1:This register enables the Automatic Address Recognition feature of the Serial port 1. When a bit in the SADEN1 is set to 1, the same bit location in SADDR1 will be compared with the incoming serial data. When SADEN1.n is 0, then the bit becomes a "don't care" in the comparison. This register enables the Automatic Address Recognition feature of the Serial port 1. When all the bits of SADEN1 are 0, interrupt will occur for any incoming address.

#### **SERIAL PORT CONTROL 1**

Bit:	7	6	5	4	3	2	SIL	0
	SM0_1/FE_1	SM1_1	SM2_1	REN_1	TB8_1	RB8_1	TL_1	RI_1
	Mnemonic: S	CON1				Address:	C0h	2 12

SM0\_1/FE\_1: Serial port 1, Mode 0 bit or Framing Error Flag 1: The SMOD0 bit in PCON SFR determines whether this bit acts as SM0\_1 or as FE\_1. the operation of SM0\_1 is described below. When used as FE\_1, this bit will be set to indicate an invalid stop bit. This bit must be manually cleared in software to clear the FE 1 condition.

#### SM1\_1: Serial port 1 Mode bit 1:

SM0_1	SM1_1	Mode	Description	Length	Baud rate
0	0	0	Synchronous	8	4/12 Tclk
0	1	1	Asynchronous	10	variable
1	0	2	Asynchronous	11	64/32 Tclk
1	1	3	Asynchronous	11	variable

- SM2\_1: Multiple processors communication. Setting this bit to 1 enables the multiprocessor communication feature in mode 2 and 3. In mode 2 or 3, if SM2\_1 is set to 1, then RI\_1 will not be activated if the received 9th data bit (RB8\_1) is 0. In mode 1, if SM2\_1 = 1, then RI\_1 will not be activated if a valid stop bit was not received. In mode 0, the SM2\_1 bit controls the serial port 1 clock. If set to 0, then the serial port 1 runs at a divide by 12 clock of the oscillator. This gives compatibility with the standard 8052. When set to 1, the serial clock become divide by 4 of the oscillator clock. This results in faster synchronous serial communication.
- REN\_1: Receive enable: When set to 1 serial reception is enabled, otherwise reception is disabled.
- TB8\_1: This is the 9th bit to be transmitted in modes 2 and 3. This bit is set and cleared by software as desired.
- RB8\_1: In modes 2 and 3 this is the received 9th data bit. In mode 1, if SM2\_1 = 0, RB8\_1 is the stop bit that was received. In mode 0 it has no function.
- TI\_1: Transmit interrupt flag: This flag is set by hardware at the end of the 8th bit time in mode 0, or at the beginning of the stop bit in all other modes during serial transmission. This bit must be cleared by software.

RI\_1: Receive interrupt flag: This flag is set by hardware at the end of the 8th bit time in mode 0, or halfway through the stop bits time in the other modes during serial reception. However the restrictions of SM2\_1 apply to this bit. This bit can be cleared only by software.

#### **SERIAL DATA BUFFER 1**


Bit:	7	6	5	4	3	2	1	0
	SBUF1.7	SBUF1.6	SBUF1.5	SBUF1.4	SBUF1.3	SBUF1.2	SBUF1.1	SBUF1.0
					- V.S	1200		

Mnemonic: SBUF1

Address: C1h

SBUF1.7-0: Serial data of the serial port 1 is read from or written to this location. It actually consists of two separate 8-bit registers. One is the receive resister, and the other is the transmit buffer. Any read access gets data from the receive data buffer, while write accesses are to the transmit data buffer.

#### WSCON



Mnemonic: WSCON

Address: C2h

WS: Wait State Signal Enable. Setting this bit enables the WAIT signal on P4.0. The device will sample the wait state control signal WAIT via P4.0 during MOVX instruction. This bit is time access protected.

ТА	REG C7H
WSCON	REG C2H
CKCON	REG 8EH
MOV	TA, #AAH
MOV	TA, #55H
ORL	WSCON, #10000000B ; Set WS bit and stretch value = 0 to enable wait signal.

#### **POWER MANAGEMENT REGISTER**

Bit:	7	6	5	4	3	2	1	0
	CD1	CD0	SWB	-	-	ALE-OFF	-	DME0
Mn	emonic: Pl	MR				Address:	C4h	

CD1, CD0: Clock Divide Control. These bit selects the number of clocks required to generate one machine cycle. There are three modes including divide by 4, 64 or 1024. Switching between modes must first go back divide by 4 mode. For instance, to go from 64 to 1024 locks/machine cycle the device must first go from 64 to 4 clocks/machine cycle, and then from 4 to 1024 clocks/machine cycle.