imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



nuvoTon

8-BIT MICROCONTROLLER

Table of Contents-

1	GENERAL DESCRIPTION	4				
2	FEATURES	5				
3	PARTS INFORMATION LIST	6				
	3.1 Lead Free (RoHS) Parts information list	6				
4		7				
5	PIN DESCRIPTIONS					
6	BLOCK DIAGRAM					
7	FUNCTIONAL DESCRIPTION					
-	7.1 On-Chip Flash EPBOM	11				
	7.2 I/O Ports					
	7.3 Serial I/O	11				
	7.4 Timers					
	7.4.1 Clock	12				
	7.5 Interrupts					
	7.6 Data Pointers					
	7.7 Architecture					
	7.7.1 ALU	12				
	7.7.2 Accumulator	12				
	7.7.3 B Register	12				
	7.7.4 Program Status Word	12				
	7.7.5 Stack Pointer	13				
	7.7.6 Scratch-pad RAM	13				
	7.7.7 AUX-RAM	13				
8	MEMORY ORGANIZATION	14				
	8.1 Program Memory (on-chip Flash)	14				
	8.2 Scratch-pad RAM and Register Map	14				
	8.2.1 Working Registers	16				
	8.2.2 Bit addressable Locations					
	8.2.3 Stack					
~						
9						
1	9.1 SFR Detail Bit Descriptions					
10						
11						
12	POWER MANAGEMENT					
	12.1 Idle Mode					
	12.2 Power Down Mode					
13	RESET CONDITIONS	47				

Publication Release Date: Feb 15, 2011 Revision A09

nuvoTon

	13.1 Sources of reset	47
	13.1.1 External Reset	47
	13.1.2 Watchdog Timer Reset	47
	13.1.3 Software Reset	47
	13.1.4 RESET STATE	47
	13.2 Interrupt Sources	48
	13.3 Priority Level Structure	48
	13.4 Interrupt Response Time	50
	13.5 Interrupt Inputs	50
14	PROGRAMMABLE TIMERS/COUNTERS	52
	14.1 Timer/Counters 0 & 1	52
	14.2 Time-Base Selection	52
	14.2.1 Mode 0	52
	14.2.2 Mode 1	52
	14.2.3 Mode 2	53
	14.2.4 Mode 3	54
	14.3 Timer/Counter 2	54
	14.3.1 Capture Mode	54
	14.3.2 Auto-Reload Mode, Counting up	55
	14.3.3 Baud Rate Generator Mode	56
15	WATCHDOG TIMER	57
16	SERIAL PORT	59
	16.1 MODE 0	59
	16.2 MODE 1	60
	16.3 MODE 2	61
17	F04KBOOT MODE (BOOT FROM 4K BYTES OF LDROM)	65
18	ISP(IN-SYSTEM PROGRAMMING)	67
19	CONFIG BITS	70
20	TYPICAL APPLICATION CIRCUITS	72
21	ELECTRICAL CHARACTERISTICS	73
	21.1 Absolute Maximum Ratings	73
	21.2 D.C. ELECTRICAL CHARACTERISTICS	74
	21.3 AC CHARACTERISTICS	75
	21.4 TIMING waveforms	77
	21.4.1 Program Fetch Cycle	77
	21.4.2 Data Read Cycle	78
	21.4.3 Data Write Cycle	78
	21.4.4 Port Access Cycle	79
	21.4.5 Reset Pin Access Cycle	79
22	PACKAGE DIMENSIONS	80
	22.1 40-pin DIP	80
	22.2 44-pin PLCC	81
	22.3 44-pin PQFP	82

nuvoTon

	22.4 48-pin LQFP			
23	REVISION HISTORY			
			Publication	on Release Date: Feb 15, 2011
		- 3 -		Kevision A09

1 GENERAL DESCRIPTION

The W78E516D/W78E058D series is an 8-bit microcontroller which has an in-system programmable Flash EPROM for on-chip firmware updating.

The instruction sets of the W78E516D/W78E058D are fully compatible with the standard 8052. The W78E516D/W78E058D series contains a 64K/32K bytes of main Flash EPROM and a 4K bytes of auxiliary Flash EPROM which allows the contents of the 64K/32K bytes main Flash EPROM to be updated by the loader program located in the 4K bytes Flash EPROM; a 256 bytes of SRAM; 256 bytes of AUXRAM; four 8-bit bi-directional and bit-addressable I/O ports; an additional 4-bit port P4; three 16-bit timer/counters; a serial port. These peripherals are supported by an 8 sources 2-level interrupt capability. To facilitate programming and verification, the Flash EPROM inside the W78E516D/W78E058D series allows the program memory to be programmed and read electronically. Once the code is confirmed, the user can protect the code for security.

The W78E516D/W78E058D series microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the processor.



2 FEATURES

- Fully static design 8-bit CMOS microcontroller
- Optional 12T or 6T mode
 - 12T Mode, 12 clocks per machine cycle operation (default), Speed up to 40 MHz/5V
 - 6T Mode, 6 clocks per machine cycle operation set by the writer, Speed up to 20 MHz/5V
- Wide supply voltage of 2.4 to 5.5V
- Temperature grade is (-40°C~85°C)
- 64K/32K bytes of in-system programmable FLASH EPROM for Application Program (APROM)
- 4K bytes of auxiliary FLASH EPROM for Loader Program (LDROM)
- Low standby current at full supply voltage
- 512 bytes of on-chip RAM. (include 256 bytes of AUX-RAM, software selectable)
- 64K bytes program memory address space and 64K bytes data memory address space
- One 4-bit multipurpose programmable port, additional INT2 / INT3
- Support Watch Dog Timer
- Three 16-bit timer/counters
- One full duplex serial port
- 8-sources, 2-level interrupt capability
- Software Reset
- Built-in power management with idle mode and power down mode
- Code protection
- Packages:
 - Lead Free (RoHS) DIP 40: W78E516DDG
 - Lead Free (RoHS) PLCC 44: W78E516DPG
 - Lead Free (RoHS) PQFP 44: W78E516DFG
 - Lead Free (RoHS) LQFP 48: W78E516DLG
 - Lead Free (RoHS) DIP 40: W78E058DDG
 - Lead Free (RoHS) PLCC 44: W78E058DPG
 - Lead Free (RoHS) PQFP 44: W78E058DFG
 - Lead Free (RoHS) LQFP 48: W78E058DLG

- 5 -

3 PARTS INFORMATION LIST

3.1 Lead Free (RoHS) Parts information list

Table 3-1: Lead Free (RoHS) Parts information list

PART NO.	APROM FLASH SIZE	LDROM FLASH SIZE	RAM	PACKAGE	Temperature grade
W78E516DDG			512 Bytes	DIP-40 Pin	
W78E516DPG	64K Buton		512 Bytes	PLCC-44 Pin	40°C~85°C
W78E516DFG	- 04K Dytes	4rt Dytes	512 Bytes	PQFP-44 Pin	-40 0.985 0
W78E516DLG			512 Bytes	LQFP-48 Pin	2
W78E058DDG			512 Bytes	DIP-40 Pin	-A
W78E058DPG	32K Bytos		512 Bytes	PLCC-44 Pin	-40°C~85°C
W78E058DFG	JZIN Dytes	4rt Dytes	512 Bytes	PQFP-44 Pin	-40 0 -05 0
W78E058DLG			512 Bytes	LQFP-48 Pin	20, 0



4 PIN CONFIGURATIONS



Publication Release Date: Feb 15, 2011 Revision A09

nuvoTon



- 8 -

5 PIN DESCRIPTIONS

SYMBOL	TYPE	DESCRIPTIONS
EA	I	EXTERNAL ACCESS ENABLE: This pin forces the processor to execute the external ROM. The ROM address and data will not be present on the bus if the
		\overline{EA} pin is high and the program counter is within the internal ROM area. Otherwise they will be present on the bus.
PSEN	ОН	PROGRAM STORE ENABLE: PSEN enables the external ROM data in the
		Port U address/data bus.
		ginate from this pin.
ALE	ОН	ADDRESS LATCH ENABLE: ALE is used to enable the address latch that separates the address from the data on Port 0. ALE runs at 1/6th of the oscillator frequency. An ALE pulse is omitted during external data memory accesses.
RST	I L	RESET: A high on this pin for two machine cycles while the oscillator is run- ning resets the device.
XTAL1	I	CRYSTAL 1: This is the crystal oscillator input. This pin may be driven by an external clock.
XTAL2	0	CRYSTAL 2: This is the crystal oscillator output. It is the inversion of XTAL1.
VSS	I	GROUND: ground potential.
VDD		POWER SUPPLY: Supply voltage for operation.
P0.0–P0.7	I/O D	PORT 0: Port 0 is an open-drain bi-directional I/O port . This port also pro- vides a multiplexed low order address/data bus during accesses to external memory.
P1.0–P1.7	I/O H	PORT 1 : Port 1 is a bi-directional I/O port with internal pull-ups. The bits have alternate functions which are described below: T2(P1.0): Timer/Counter 2 external count input
		T2EX(P1.1): Timer/Counter 2 Reload/Capture/Direction control
P2.0–P2.7	I/O H	PORT 2: Port 2 is a bi-directional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory.
P3.0–P3.7	I/O H	PORT 3: Port 3 is a bi-directional I/O port with internal pull-ups. All bits have alternate functions, which are described below:
		RXD(P3.0): Serial Port 0 input
c		TXD(P3.1): Serial Port 0 output
0.0		INT0 (P3.2) : External Interrupt 0
Nº str		INT1 (P3.3) : External Interrupt 1
0 20		T0(P3.4) : Timer 0 External Input
10 ° J	2	T1(P3.5) : Timer 1 External Input
Val.	-24	WR (P3.6) : External Data Memory Write Strobe
-Un	0	RD (P3.7) : External Data Memory Read Strobe
P4.0-P4.3	I/O H	PORT 4: Another bit-addressable bidirectional I/O port P4. P4.3 and P4.2 are alternative function pins. It can be used as general I/O port or external interrupt input sources (INT2 / INT3).

* Note : **TYPE** I: input, O: output, I/O: bi-directional, H: pull-high, L: pull-low, D: open drain

BLOCK DIAGRAM 6



Figure 6-1 W78E516D/W78E058D Block Diagram

- 10 -

7 FUNCTIONAL DESCRIPTION

The W78E516D/W78E058D series architecture consists of a core controller surrounded by various registers, four general purpose I/O ports, one special purpose programmable 4-bits I/O port, 512 bytes of RAM, three timer/counters, a serial port. The processor supports 111 different op-codes and references both a 64K program address space and a 64 K data storage space.

7.1 On-Chip Flash EPROM

The W78E516D/W78E058D series includes one 64K/32K bytes of main FLASH EPROM for application program (APROM) and one 4K bytes of FLASH EPROM for loader program (LDROM) when operating the in-system programming feature. In normal operation, the microcontroller will execute the code from the 64K/32K bytes of main FLASH EPROM. By setting program registers, user can force microcontroller to switch to the programming mode which microcontroller will execute the code (loader program) from the 4K bytes of auxiliary FLASH EPROM, and this loader program is going to update the contents of the 64K/32K bytes of main FLASH EPROM. After reset, the microcontroller executes the new application program in the main FLASH EPROM. This in-system programming feature makes the job easy and efficient in which the application needs to update firmware frequently. In some applications, the in-system programming feature make it possible that the end-user is able to easily update the system firmware by the them without opening the chassis.

7.2 I/O Ports

The W78E516D/W78E058D series has four 8-bit ports and one extra 4-bit port. Port 0 can be used as an Address/Data bus when external program is running or external memory/device is accessed by MOVC or MOVX instruction. In these cases, it has strong pull-ups and pull-downs, and does not need any external pull-ups. Otherwise it can be used as a general I/O port with open-drain circuit. Port 2 is used chiefly as the upper 8-bits of the Address bus when port 0 is used as an address/data bus. It also has strong pull-ups and pull-downs when it serves as an address bus. Port1 and 3 act as I/O ports with alternate functions. Port 4 is only available on PLCC/QFP/LQFP package type. It serves as a general purpose I/O port as Port 1 and Port 3. Another bit-addressable bidirectional I/O port P4. P4.3 and P4.2 are alternative function pins. It can be used as general I/O port or external interrupt input sources (INT2 / INT3).

7.3 Serial I/O

The W78E516D/W78E058D series have one serial port that is functionally similar to the serial port of the original 8032 family. However the serial port on the W78E516D/W78E058D series can operate in different modes in order to obtain timing similarity as well.

7.4 Timers

Timers 0, 1, and 2 each consist of two 8-bit data registers. These are called TL0 and TH0 for Timer 0, TL1 and TH1 for Timer 1, and TL2 and TH2 for Timer 2. The TCON and TMOD registers provide control functions for timers 0 and 1. The T2CON register provides control functions for Timer 2. RCAP2H and RCAP2L are used as reload/capture registers for Timer 2.

The operations of Timer 0 and Timer 1 are the same as in the 8051 CPU. Timer 2 is a special feature of the W78E516D/W78E058D series: it is a 16-bit timer/counter that is configured and controlled by the T2CON register. Like Timers 0 and 1, Timer 2 can operate as either an external event counter or

as an internal timer, depending on the setting of bit C/T2 in T2CON. Timer 2 has three operating modes: capture, auto-reload, and baud rate generator. The clock speed at capture or auto-reload mode is the same as that of Timers 0 and 1.

7.4.1 Clock

The W78E516D/W78E058D series are designed to be used with either a crystal oscillator or an external clock. Internally, the clock is divided by two before it is used by default. This makes the W78E516D/W78E058D series relatively insensitive to duty cycle variations in the clock.

7.5 Interrupts

The Interrupt structure in the W78E516D/W78E058D series is slightly different from that of the standard 8052. Due to the presence of additional features and peripherals, the number of interrupt sources and vectors has been increased. The W78E516D/W78E058D series provides 8 interrupt resources with two priority level, including four external interrupt sources, three timer interrupts, serial I/O interrupts.

7.6 Data Pointers

The data pointer of W78E516D/W78E058D series is same as standard 8052 that have one 16-bit Data Pointer (DPTR).

7.7 Architecture

The W78E516D/W78E058D series are based on the standard 8052 device. It is built around an 8-bit ALU that uses internal registers for temporary storage and control of the peripheral devices. It can execute the standard 8052 instruction set.

7.7.1 ALU

The ALU is the heart of the W78E516D/W78E058D series. It is responsible for the arithmetic and logical functions. It is also used in decision making, in case of jump instructions, and is also used in calculating jump addresses. The user cannot directly use the ALU, but the Instruction Decoder reads the op-code, decodes it, and sequences the data through the ALU and its associated registers to generate the required result. The ALU mainly uses the ACC which is a special function register (SFR) on the chip. Another SFR, namely B register is also used Multiply and Divide instructions. The ALU generates several status signals which are stored in the Program Status Word register (PSW).

7.7.2 Accumulator

The Accumulator (ACC) is the primary register used in arithmetic, logical and data transfer operations in the W78E516D/W78E058D series. Since the Accumulator is directly accessible by the CPU, most of the high speed instructions make use of the ACC as one argument.

7.7.3 B Register

This is an 8-bit register that is used as the second argument in the MUL and DIV instructions. For all other instructions it can be used simply as a general purpose register.

7.7.4 Program Status Word

This is an 8-bit SFR that is used to store the status bits of the ALU. It holds the Carry flag, the Auxiliary Carry flag, General purpose flags, the Register Bank Select, the Overflow flag, and the Parity flag.

7.7.5 Stack Pointer

The W78E516D/W78E058D series has an 8-bit Stack Pointer which points to the top of the Stack. This stack resides in the Scratch Pad RAM in the W78E516D/W78E058D series. Hence the size of the stack is limited by the size of this RAM.

7.7.6 Scratch-pad RAM

The W78E516D/W78E058D series has a 256 bytes on-chip scratch-pad RAM. This can be used by the user for temporary storage during program execution. A certain section of this RAM is bit address-able, and can be directly addressed for this purpose.

7.7.7 AUX-RAM

AUX-RAM 0H~255H is addressed indirectly as the same way to access external data memory with the MOVX instruction. The data memory region is from 0000H to 00FFH. Memory MAP shows the memory map for this product series. W78E516D/W78E058D series can read/write 256 bytes AUX RAM by the MOVX instruction.



8 MEMORY ORGANIZATION

The W78E516D/W78E058D series separate the memory into two separate sections, the Program Memory and the Data Memory. The Program Memory is used to store the instruction op-codes, while the Data Memory is used to store data or for memory mapped devices.



Figure 8-1 Memory Map

8.1 Program Memory (on-chip Flash)

The Program Memory on the W78E516D/W78E058D series can be up to 64K/32K bytes long. All instructions are fetched for execution from this memory area. The MOVC instruction can also access this memory region.

8.2 Scratch-pad RAM and Register Map

As mentioned before the W78E516D/W78E058D series have separate Program and Data Memory areas. There are also several Special Function Registers (SFRs) which can be accessed by software. The SFRs can be accessed only by direct addressing, while the on-chip RAM can be accessed by either direct or indirect addressing.



256 bytes RAM and SFR Data Memory Space

Figure 8- 2 W78E516D/W78E058D RAM and SFR Memory Map

- 14 -

Since the scratch-pad RAM is only 256bytes it can be used only when data contents are small. There are several other special purpose areas within the scratch-pad RAM. These are illustrated in next figure.

FFH											
80H		Indirect RAM									
7ĔĤ	Direct RAM										
30H											
2FH	7F	7E	7D	7C	7B	7A	79	78			
2EH	77	76	75	74	73	72	71	70			
2DH	6F	6E	6D	6C	6B	6A	69 01	68			
2CH	67	66	65	64	63	62	61	60			
2BH	5F	5E	5D	5C	5B	5A	59	58			
2AH	57	56	55	54	53	52	51	50			
29H	4F	4E	4D	4C	4B	4A	49	48			
28H	47	46	45	44	43	42	41	40			
27H	3F	3E	3D	ЗC	3B	ЗA	39	38			
26H	37	36	35	34	33	32	31	30			
25H	2F	2E	2D	2C	2B	2A	29	28			
24H	27	26	25	24	23	22	21	20			
23H	1F	1E	1D	1C	1B	1A	19	18			
22H	17	16	15	14	13	12	11	10			
21H	0F	0E	0D	0C	0B	0A	09	08			
20H	07	06	05	04	03	02	01	00			
1FH				Rar	nk Q		•				
18H 17H				Dal							
10H				Bar	nk 2						
06H				Bar	nk 1						
07H 00H				Bar	nk 0						



Publication Release Date: Feb 15, 2011 Revision A09

8.2.1 Working Registers

There are four sets of working registers, each consisting of eight 8-bit registers. These are termed as Banks 0, 1, 2, and 3. Individual registers within these banks can be directly accessed by separate instructions. These individual registers are named as R0, R1, R2, R3, R4, R5, R6 and R7. However, at one time the W78E516D/W78E058D series can work with only one particular bank. The bank selection is done by setting RS1-RS0 bits in the PSW. The R0 and R1 registers are used to store the address for indirect accessing.

8.2.2 Bit addressable Locations

The Scratch-pad RAM area from location 20h to 2Fh is byte as well as bit addressable. This means that a bit in this area can be individually addressed. In addition some of the SFRs are also bit addressable. The instruction decoder is able to distinguish a bit access from a byte access by the type of the instruction itself. In the SFR area, any existing SFR whose address ends in a 0 or 8 is bit addressable.

8.2.3 Stack

The scratch-pad RAM can be used for the stack. This area is selected by the Stack Pointer (SP), which stores the address of the top of the stack. Whenever a jump, call or interrupt is invoked the return address is placed on the stack. There is no restriction as to where the stack can begin in the RAM. By default however, the Stack Pointer contains 07h at reset. The user can then change this to any value desired. The SP will point to the last used value. Therefore, the SP will be incremented and then address saved onto the stack. Conversely, while popping from the stack the contents will be read first, and then the SP is decreased.

8.2.4 AUX-RAM

AUX-RAM 0H~255H is addressed indirectly as the same way to access external data memory with the MOVX instruction. Address pointer are R0 and R1 of the selected register bank and DPTR register. A access to external data memory locations higher than 255 will be performed with the MOVX instruction in the same way as in the 8051. The AUX-RAM is disabled after power-on reset. Setting the bit 4 in CHPCON register will enable the access to AUX-RAM.

- 16 -

9 SPECIAL FUNCTION REGISTERS

The W78E516D/W78E058D series uses Special Function Registers (SFRs) to control and monitor peripherals and their Modes. The SFRs reside in the register locations 80-FFh and are accessed by direct addressing only. Some of the SFRs are bit addressable. This is very useful in cases where users wish to modify a particular bit without changing the others. The SFRs that are bit addressable are those whose addresses end in 0 or 8. The W78E516D/W78E058D series contain all the SFRs present in the standard 8052. However some additional SFRs are added. In some cases the unused bits in the original 8052, have been given new functions. The list of the SFRs is as follows.

F8						9/	210	3	FF
F0	+B						CHPENR	25	F7
E8							50	(Sh	EF
E0	+ACC						N S	The	E7
D8	+P4						2	26	DF
D0	+PSW						0	120 6	D7
C8	+T2CON		RCAP2L	RCAP2H	TL2	TH2			CF
C0	+XICON		P4CONA	P4CONB	SFRAL	SFRAH	SFRFD	SFRCN	C7
B8	+IP							CHPCON	BF
B0	+P3				P43AL	P43AH		1	B7
A8	+IE				P42AL	P42AH	P2ECON		AF
A0	+P2								A7
98	+SCON	SBUF							9F
90	+P1				P41AL	P41AH			97
88	+TCON	TMOD	TL0	TL1	TH0	TH1	AUXR	WDTC	8F
80	+P0	SP	DPL	DPH	P40AL	P40AH	POUPR	PCON	87

W78E516D/W78E058D Special Function Registers (SFRs) and Reset Values

Figure 9-1: Special Function Register Location Table

Note: 1.The SFRs marked with a plus sign(+) are both byte- and bit-addressable. 2. The text of SFR with bold type characters are extension function registers.

> Publication Release Date: Feb 15, 2011 Revision A09

Special Function Registers:

DeleterColu <t< th=""><th colspan="2">SYMBOL DEFINITION</th><th>ADDRESS</th><th>MSB</th><th></th><th>BIT AD</th><th>DDRESS, S</th><th>MBOL</th><th></th><th></th><th>LSB</th><th>RESET</th></t<>	SYMBOL DEFINITION		ADDRESS	MSB		BIT AD	DDRESS, S	MBOL			LSB	RESET
B magnet FM FM FM FM FM FM FM FM FM ACC Acoum/ator EH CP EN E	CHPENR	Chip enable register	F6H			1	5					1111 0110B
ACCAccumulatorEDH </td <td>в</td> <td>B register</td> <td>F0H</td> <td>(F7)</td> <td>(F6)</td> <td>(F5)</td> <td>(F4)</td> <td>(F3)</td> <td>(F2)</td> <td>(F1)</td> <td>(F0)</td> <td>0000 0000B</td>	в	B register	F0H	(F7)	(F6)	(F5)	(F4)	(F3)	(F2)	(F1)	(F0)	0000 0000B
P4 P67.4 D6H D7H D7H <thd7h< td="" th<=""><td>ACC</td><td>Accumulator</td><td>E0H</td><td>(E7)</td><td>(E6)</td><td>(E5)</td><td>(E4)</td><td>(E3)</td><td>(E2)</td><td>(E1)</td><td>(E0)</td><td>0000 0000B</td></thd7h<>	ACC	Accumulator	E0H	(E7)	(E6)	(E5)	(E4)	(E3)	(E2)	(E1)	(E0)	0000 0000B
PSW Program status word D04 D7 D01 D01 <thd01< th=""> <thd01< th=""> D01</thd01<></thd01<>	P4	Port 4	D8H			1	2	P43	P42	P41	P40	0000 1111B
HR T Z ng, hg/h CCH IC IC <thic< th=""> <thic< th=""> IC</thic<></thic<>	PSW	Program status word	D0H	(D7) CY	(D6) AC	(D5) F0	(D4) RS1	(D3) RS0	(D2) OV	(D1) F1	(D0) P	0000 0000B
TL2 I2 rog low CCH IC IC <thic< th=""> <thic< th=""> IC</thic<></thic<>	TH2	T2 reg. high	CDH				~	S	125			0000 0000B
CAPEH 12 capture low CBH IC IC <td>TL2</td> <td>T2 reg. low</td> <td>ССН</td> <td></td> <td></td> <td></td> <td></td> <td>Ya</td> <td>N</td> <td></td> <td></td> <td>0000 0000B</td>	TL2	T2 reg. low	ССН					Ya	N			0000 0000B
RCAP2L T2 control CAH CP CP <thcp< th=""> <thcp< th=""> CP</thcp<></thcp<>	RCAP2H	T2 capture low	СВН					2	2	2		0000 0000B
T2CON Time* 2 control CBH TF2 CBC CCD TCC CBH CD CC CBH CBH CP1	RCAP2L	T2 capture high	CAH					100		10	S	0000 0000B
SFRCM SFR for program data CPH Image: CP	T2CON	Timer 2 control	С8Н	(CF) TF2	(CE) EXF2	(CD) RCLK	(CC) TCLK	(CB) EXEN2	(CA) TR2	(C9) C/T2	(C8) CP/RL2	0000 0000B
SFRED SFR for program data C6H C </td <td>SFRCN</td> <td>SFR for program control</td> <td>C7H</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>10</td> <td>1</td> <td>0000 0000B</td>	SFRCN	SFR for program control	C7H							10	1	0000 0000B
SFRAH Port base address high register C5H Image: C4H P43FUND P43CUNP	SFRFD	SFR for program data	C6H							-74	2. (0000 0000B
SFRAL Port4 base address low register C4H Image: Market Marke	SFRAH	Port4 base address high register	C5H							1	0	0000 0000B
P4CONB Prit 4 control B C3H P43FUNI	SFRAL	Port4 base address low register	C4H								40	0000 0000B
P4CONA Port 4 control A C2H P41UNT P41CMP	P4CONB	Port 4 control B	СЗН	P43FUN1	P43FUN0	P43CMP1	P43COM0	P42FUN1	P42FUN0	P42CMP1	P42CMP2	0000 0000B
XICON External interrupt control COH PX3 EX3 IE3 IT3 PX2 EX2 IE2 IT2 0000 00008 CHPCON Chip Control BFH SWRESET Image: Control Control Control BFH SWRESET Image: Control	P4CONA	Port 4 control A	C2H	P41UN1	P41FUN0	P41CMP1	P41COM0	P40FUN1	P40FUN0	P40CMP1	P40CMP2	0000 0000B
CHPCON Chip Control BFH SWREST Image: Stress of the	XICON	External interrupt control	C0H	PX3	EX3	IE3	IT3	PX2	EX2	IE2	IT2	0000 0000B
P Interrupt priority BBH (B)	CHPCON	Chip Control	BFH	SWRESET			ENAUXRA M			FBOOTSL	FPROGEN	XXX0 0000B ^[1]
P43AH Port 4.3 comparator high address B5H Image: Marcine high address B4H Image: Marcine	IP	Interrupt priority	B8H	(BF) -	(BE) -	(BD) PT2	(BC) PS	(BB) PT1	(BA) PX1	(B9) PT0	(B8) PX0	x000 0000B
P43AL Port 4.3 comparator low address B4H Image: Mark and Mark a	P43AH	Port 4.3 comparator high address	B5H									0000 0000B
P3 Port 3 B0H (B7) RD (B6) WR (B5) T1 (B4) T0 (B2) INT1 (B1) INT0 (B0) TXD 1111111B P2ECON Port 2 expanded control AEH P42CSIN P41CSIN P40CSIN - - Image: Control 0000 0000B P42AH Port 4.2 comparator high address ADH Image: Control AEH Image: Control Image: Control Image: Control 0000 0000B P42AH Port 4.2 comparator high address ADH Image: Control Image: Control Image: Control 0000 0000B P42AL Port 4.3 comparator low address ACH Image: Control ABH (AF) (AE) (AC) (AA) (AA) (AB) (AA) (AB) (AA) 0000 0000B P2 Port 2 A0H (AT) (AE) (AD) (AT) (AB) (AA) (AD) (AD) (AT) (AD) (AT) (AD) (AT) (AD) (AT) (AD) (AT) (AD) (AT) (AD) (AD) (AT)	P43AL	Port 4.3 comparator low address	B4H									0000 0000B
P2ECON Port 2 expanded control AEH P43CSINV P42CSINV P41CSIN P40CSIN - - Image: Control 0000 0000B P42AH Port 4.2 comparator ligh address ADH Image: Control Image: Control Image: Control Image: Control 0000 0000B P42AL Port 4.3 comparator low address ACH Image: Control Image: Control Image: Control 0000 0000B P42AL Port 4.3 comparator low address ACH Image: Control	P3	Port 3	B0H	(B7) RD	(B6) WR	(B5) T1	(B4) T0	(B3) INT1	(B2) INT0	(B1) TXD	(B0) RXD	1111 1111B
P42AH Port 4.2 comparator high address ADH Image: Comparator high address ACH AL AL <td>P2ECON</td> <td>Port 2 expanded control</td> <td>AEH</td> <td>P43CSINV</td> <td>P42CSIN V</td> <td>P41CSIN V</td> <td>P40CSIN V</td> <td>-</td> <td>-</td> <td></td> <td></td> <td>0000 0000B</td>	P2ECON	Port 2 expanded control	AEH	P43CSINV	P42CSIN V	P41CSIN V	P40CSIN V	-	-			0000 0000B
P42AL Port 4.3 comparator low address ACH Image: Comparator low address ACH (AF) (AD) (AC) (AB) (AB) (AB) (AC) (AB) (AB) (COM)	P42AH	Port 4.2 comparator high address	ADH									0000 0000B
IE Interrupt enable ABH (AF) (AE) (AD) (AC) (AB) (AA) (AB) (AB) (CA)	P42AL	Port 4.3 comparator low address	ACH									0000 0000B
P2 Port 2 A0H (A7) (A6) (A5) (A4) (A3) (A2) (A1) (A0) 11111111B SBUF Serial buffer 99H Image: Comparison of the comparator high address 99H Image: Comparator high address 99H Image: Comparator high address 98H (9F) (9E) (9D) (9C) (9B) (9A) (99) (98) 0000 0000B P41AH Port 4.1 comparator high address 95H Image: Comparator high address 95H Image: Comparator high address 92H Image: Comparato	IE	Interrupt enable	A8H	(AF) EA	(AE) -	(AD) ET2	(AC) ES	(AB) ET1	(AA) EX1	(A9) ET0	(A8) EX0	0000 0000B
SBUFSerial buffer99HIII </td <td>P2</td> <td>Port 2</td> <td>АОН</td> <td>(A7) A15</td> <td>(A6) A14</td> <td>(A5) A13</td> <td>(A4) A12</td> <td>(A3) A11</td> <td>(A2) A10</td> <td>(A1) A9</td> <td>(A0) A8</td> <td>1111 1111B</td>	P2	Port 2	АОН	(A7) A15	(A6) A14	(A5) A13	(A4) A12	(A3) A11	(A2) A10	(A1) A9	(A0) A8	1111 1111B
SCON Serial control 98H (9F) SM0/FE (9E) SM0/FE (9D) SM2 (9C) REN (9B) TB8 (9A) RB8 (99) RB (98) RI 0000 0000B P41AH Port 4.1 comparator high address 95H I <td< td=""><td>SBUF</td><td>Serial buffer</td><td>99H</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>xxxx xxxxB</td></td<>	SBUF	Serial buffer	99H									xxxx xxxxB
P41AHPort 4.1 comparator high address95HImage: sector sec	SCON	Serial control	98H	(9F) SM0/FE	(9E) SM1	(9D) SM2	(9C) REN	(9B) TB8	(9A) RB8	(99) TI	(98) RI	0000 0000B
P41ALPort 4.1 comparator low address94HImage: sector sect	P41AH	Port 4.1 comparator high address	95H									0000 0000B
P1 Port 1 90H (97) (96) (95) (94) (93) (92) (91) (90) 1111 111B WDTC Watchdog control 8FH ENW CLRW WIDL - - PS2 PS1 PS0 000 0000B AUXR Auxiliary 8EH I I I I I 000 010B TH1 Timer high 1 8DH I I I I I 000 000B TH0 Timer high 0 8CH I I I I I 000 000B TL1 Timer high 0 8CH I I I I I 000 000B TL1 Timer low 1 8CH I I I I I 000 000B TL1 Timer low 1 8BH I I I I I I 000 000B TL0 Timer low 0 8AH I I I I I	P41AL	Port 4.1 comparator low address	94H									0000 0000B
WDTC Watchdog control 8FH ENW CLRW WIDL - - PS2 PS1 PS0 0000 0000B AUXR Auxiliary 8EH Image: Clr M ALE_OFF 0000 0000B TH1 Timer high 1 8DH Image: Clr M Image: Clr M Image: Clr M Image: Clr M 0000 0000B TH0 Timer high 0 8CH Image: Clr M Image: Clr M Image: Clr M Image: Clr M 0000 0000B TL1 Timer low 1 8BH Image: Clr M	P1	Port 1	90H	(97)	(96)	(95)	(94)	(93)	(92)	(91) T2EX	(90) T2	1111 1111B
AUXR Auxiliary 8EH Image: Constraint of the system Image: Constraint of the system ALE_OFF 0000 0110B TH1 Timer high 1 8DH Image: Constraint of the system Image: Constraint of the system 0000 0000B TH0 Timer high 0 8CH Image: Constraint of the system Image: Constraint of the system 0000 0000B TL1 Timer low 1 8BH Image: Constraint of the system Image: Constraint of the system 0000 0000B TL0 Timer low 0 8AH Image: Constraint of the system Image: Constraint of the system 0000 0000B TMOD Timer mode 89H GATE C/T M1 M0 0000 0000B	WDTC	Watchdog control	8FH	ENW	CLRW	WIDL	-	-	PS2	PS1	PS0	0000 0000B
TH1 Timer high 1 8DH Image: Constraint of the system Constraint o	AUXR	Auxiliary	8EH								ALE_OFF	0000 0110B
TH0 Timer high 0 8CH Image: Constraint of the second s	TH1	Timer high 1	8DH									0000 0000B
TL1 Timer low 1 8BH Image: Constraint of the second se	TH0	Timer high 0	8CH									0000 0000B
TL0 Timer low 0 8AH Image: C/T M1 M0 GATE C/T M1 M0 M0 <thm< td=""><td>TL1</td><td>Timer low 1</td><td>8BH</td><td></td><td>1</td><td>1</td><td></td><td></td><td></td><td>1</td><td></td><td>0000 0000B</td></thm<>	TL1	Timer low 1	8BH		1	1				1		0000 0000B
TMOD Timer mode 89H GATE C/T M1 M0 GATE C/T M1 M0 0000 0000B	TL0	Timer low 0	8AH		1	1				1		0000 0000B
	TMOD	Timer mode	89H	GATE	C/T	M1	M0	GATE	C/T	M1	M0	0000 0000B

nuvoTon

TCON	Timer control	88H	(8F) TF1	(8E) TR1	(8D) TF0	(8C) TR0	(8B) IE1	(8A) IT1	(89) IE0	(88) IT0	0000 0000B
PCON	Power control	87H	SMOD	SMOD0	- 76	POR	GF1	GF0	PD	IDL	00x1 0000B
P0UPR	Port 0 pull up option register	86H			12	Car				POUP	0000 0000B
P40AH	HI address comparator of P4.0	85H		2	212						0000 0000B
P40AL	LO address comparator of P4.0	84H			1	2					0000 0000B
DPH	Data pointer high	83H			1	S	X				0000 0000B
DPL	Data pointer low	82H				$\langle \rangle \rangle$	1	/			0000 0000B
SP	Stack pointer	81H				2	(N) "	X.			0000 0111B
P0	Port 0	80H	(87)	(86)	(85)	(84)	(83)	(82)	(81)	(80)	1111 1111B

[1]: When CPU in F04KBOOT mode (Ref. P65), CHPCON=1xx0 0000B, other mode the CHPCON=0xx0 0000B

9.1 SFR Detail Bit Descriptions

Port 0

BIT	NAME	FUNCTION						5
Mnem	nonic: P0						A	Address: 80h
	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
Bit:	7	6	5	4	3	2	1 6	0

7-0 P0.[7:0] Port 0 is an open-drain bi-directional I/O port. This port also provides a multiplexed low order address/data bus during accesses to external memory.

STACK POINTER

Bit:	7	6	5	4	3	2	1	0				
	SP.7	SP.6	SP.5	SP.4	SP.3	SP.2	SP.1	SP.0				
Mnem	Inemonic: SP Address: 81h											
BIT	NAME	FUNCTION	FUNCTION									

DATA POINTER LOW

Bit:	7	6	5	4	3	2	1	0
	DPL.7	DPL.6	DPL.5	DPL.4	DPL.3	DPL.2	DPL.1	DPL.0
Mnem	onic: DPL						Ad	dress: 82h
BIT	NAME	FUNCTIO	DN					

7-0	DPL.[7:0]	This is the low byte of the standard 8052 16-bit data pointer.
-----	-----------	--

DATA POINTER HIGH

Bit:	7	6	5	4	3	2	1	0
------	---	---	---	---	---	---	---	---

Publication Release Date: Feb 15, 2011 Revision A09

- 19 -

nuvoTon

					100							
Mnem	onic: DPH							Address: 8				
BIT	NAME	FUNCT	ION		nº 1	2						
7-0	DPH.[7:0]	This is	the high byte	of the standa	rd 8052 16-bit	data pointer.						
P4.0 I	Base Addr	ress Low By	rte Register	1								
Bit:	7	6	5	4	3	2	1	0				
	P40AL.7	P40AL.6	P40AL.5	P40AL.4	P40AL.3	P40AL.2	P40AL.1	P40AL				
Mnem	onic: P40/	AL				~ (I)	2 Vo	Address:				
BIT	NAME	FUNC	ΓΙΟΝ			5	b C	26				
7-0	P40AL.[7	7:0] The Ba order b	ase address oyte of addre	s register fo ess.	r comparato	r of P4.0. P	40AL conta	ains the le				
	1		-				Va	200				
P4.0 Base	Base Addr	ess High B	vte Registe	r								
Bit:	7	6	5	4	3	2	1	0				
	P40AH.7	P40AH.6	P40AH.5	P40AH.4	P40AH.3	P40AH.2	P40AH.1	P40AH				
Mnem	Ionic:P40A	.H			l			Address:				
DIT			TION	P40AH Address: 85h								
DII	NAME	FUNC	HON									
БП 7-0	P40AH.[]	7:01 The B	IION ase address	reaister for	comparator	of P4.0. P4	OAH contai	ins the Hi				
7-0	NAME P40AH.[7	7:0] The B order b	ase address byte of addre	s register for ess.	comparator	of P4.0. P4	0AH contai	ins the Hi				
7-0	P40AH.[7:0] The B order b	ase address byte of addre	register for ess.	comparator	of P4.0. P4	0AH contai	ins the Hi				
7-0 Port (P40AH.[¹ P40AH.[¹ Pull up C	7:0] The B order b	ase address byte of addre ster	s register for ess.	comparator	of P4.0. P4	OAH conta	ins the Hi				
7-0 Port 0 Bit:	NAME P40AH.[7 Pull up C 7	7:0] The B order b	ase address byte of addre ster 5	s register for ess. 4	comparator	of P4.0. P4	OAH contai	ins the Hi				
7-0 Port (Bit:	NAME P40AH.[7 Pull up C 7 -	7:0] The B order b Option Regis	ase address byte of addre ster 5 -	e register for ess. 4 -	comparator 3 -	of P4.0. P4	0AH contai	0 POUP				
7-0 Port (Bit: Mnem	P40AH.[7 P40AH.[7 Pull up C 7 -	7:0] The B order b Option Regis 6 - PR	ase address byte of addre ster 5 -	a register for ess. 4 -	comparator 3 -	of P4.0. P4	1 -	0 0 P0UP Address: 1				
Port (Bit: Mnem	P40AH.[7 P40AH.[7 Pull up C 7 - ionic: P0Ul NAME	7:0] The B order b Option Regis 6 - PR FUNCTIC	ase address byte of addre ster 5 -	a register for ess. 4 -	comparator 3 -	of P4.0. P4	1 -	0 0 P0UP Address: 8				
Port (Bit: Mnem BIT	P40AH.[7 P40AH.[7 Pull up C 7 - onic: P0Ul NAME P0UP	FUNC 7:0] The B order b 0rder b 0 0 6 6 - 0 - PR FUNCTIC 0: Port 0 p	ase address byte of addre ster 5 - N pins are ope	4 	comparator 3 -	of P4.0. P4	1 -	0 0 P0UP Address: 8				
Port (Bit: Mnem BIT 0	P40AH.[7 P40AH.[7 Pull up C 7 - nonic: P0UI NAME P0UP	FUNC 7:0] The B order b 0rder b 0 0 6 - - PR FUNCTIC 0: Port 0 p 1: Port 0 p	ase address byte of address ster 5 - N pins are ope pins are inte	4 n-drain. rnally pulled	comparator 3 	of P4.0. P4	1 	0 POUP Address: 8				
Port (Bit: Mnem BIT 0	P40AH.[7 P40AH.[7 Pull up C 7 - oonic: P0UI NAME P0UP	FUNC 7:0] The B order b 0rder b 0 6 - PR FUNCTIC 0: Port 0 p 1: Port 0 p	ase address byte of address ster 5 - N oins are ope bins are inte	4 n-drain. rnally pulled	comparator 3 - -up. Port 0 is	of P4.0. P4	1 - the same a	0 0 POUP Address: 8				
Port (Bit: Mnem BIT 0 Powe Bit [.]	P40AH.[7 P40AH.[7 Pull up C 7 - onic: P0UI NAME P0UP r Control 7	FUNC 7:0] The B order b 0rder b 0 6 - PR FUNCTIC 0: Port 0 p 1: Port 0 p 6	ase address byte of address ster 5 - N pins are ope bins are inte	4 n-drain. 4	comparator 3 	of P4.0. P4	1 	0 POUP Address:				
Port (Bit: Mnem BIT 0 Powe Bit:	P40AH.[7 P40AH.[7 Pull up C 7 - nonic: P0UI NAME P0UP r Control 7 SMOD	FUNC 7:0] The B order b 0rder b 0 0 - PR FUNCTIC 0: Port 0 p 1: Port 0 p 6 SMOD0	ase address byte of address ster 5 - N bins are ope bins are inte 5 -	4 n-drain. 4 1- 1- 1- 1- 1- 1- 1- 1- 1- 1-	comparator 3 	of P4.0. P4	1 	0 POUP Address: 8 Is Port 2.				
Port (Bit: Mnem BIT 0 Powe Bit:	P40AH.[7 P40AH.[7 Pull up C 7 - onic: P0UI NAME P0UP r Control 7 SMOD	FUNC 7:0] The B order b 0rder b order b 0 6 0: Port 0 p 1: Port 0 p 6 SMOD0	ase address byte of address ster 5 - - - - - - - - - - - - - - - - - -	4 n-drain. rnally pulled 4 -	comparator 3 -up. Port 0 is 3 GF1	of P4.0. P4	1 the same a 1 PD	0 POUP Address: 0 is Port 2. 0 IDL				
Port (Bit: Mnem BIT 0 Powe Bit: Mnem	P40AH.[7 P40AH.[7 Pull up C 7 - oonic: P0UI NAME P0UP r Control 7 SMOD oonic: PCO	FUNC 7:0] The B order b 0rder b 0 6 0: Port 0 p 1: Port 0 p 6 SMOD0	ase address byte of address ster 5 - - - - - - - - - - - - - - - - - -	4 - n-drain. rnally pulled 4 -	comparator 3 	of P4.0. P4	1 - the same a 1 PD	0 POUP Address: 0 IDL Address:				
Port (Bit: Mnem BIT 0 Powe Bit: Mnem BIT 7	P40AH.[7 P40AH.[7 Pull up C 7 - onic: P0UI NAME P0UP r Control 7 SMOD onic: PCO NAME SMOD	FUNC 7:0] The B order b 0rder b order b 0 6 0: Port 0 p 1: Port 0 p 6 SMOD0 0N	ase address byte of address ster 5 - - - - - - - - - - - - - - - - - -	4 - n-drain. rnally pulled 4 - serial port b	comparator 3 -up. Port 0 is 3 GF1	of P4.0. P4	1 1 the same a 1 PD	0 POUP Address: 3 is Port 2. 0 IDL Address: 3				
Port C Bit: Mnem BIT 0 Powe Bit: Mnem BIT 7 6	P40AH.[7 P40AH.[7 Pull up C 7 - onic: P0UI NAME P0UP r Control 7 SMOD onic: PCO NAME SMOD SMOD	FUNC 7:0] The B order b 7:0] The B order b 0 6 0: Port 0 p 1: Port 0 p 6 SMOD0 0N FUNCTIOI 1: This bit 0: Framing	ase address byte of address ster 5 - - - - - - - - - - - - - - - - - -	4 4 - n-drain. rnally pulled 4 - serial port b	Comparator 3 	of P4.0. P4	1 - the same a 1 PD	0 POUP Address: 1 s Port 2. 0 IDL Address: 1 set to 1.				
7-0 Port (Bit: Vinem BIT 0 Powe Bit: Vinem BIT 7 6	P40AH.[7 P40AH.[7 Pull up C 7 - onic: P0UI NAME P0UP r Control 7 SMOD onic: PCO NAME SMOD 0	FUNC 7:0] The B order b 7:0] The B order b 0 0 PR FUNCTION 0: Port 0 p 1: Port 0 p 1: Port 0 p 1: Port 0 p 1: Port 0 p 0: Port 0 p 1: Port 0 p 0: Port 0 p 1: Port 0 p 0: FUNCTION 0: Framing dard 80	ase address byte of address ster 5 - N bins are ope bins are inte 5 - N doubles the Frror Detect 52 function)	4 - n-drain. rnally pulled 4 - serial port b ction Disable	Comparator 3 -up. Port 0 is 3 GF1 aud rate in n 5. SCON.7 (S	of P4.0. P4	1 the same a 1 PD nd 3 when s s used as S	0 POUP Address: 8 s Port 2. 0 IDL Address: 8 set to 1. SMO (stan-				

nuvoTon

		Frame Error (FE) status flag.
5	-	Reserved
4	POR	0: Cleared by software.
		1: Set automatically when a power-on reset has occurred.
3	GF1	General purpose user flags.
2	GF0	General purpose user flags.
1	PD	1: The CPU goes into the POWER DOWN mode. In this mode, all the clocks are stopped and program execution is frozen.
0	IDL	1: The CPU goes into the IDLE mode. In this mode, the clocks CPU clock stopped, so program execution is frozen. But the clock to the serial, timer and interrupt blocks is not stopped, and these blocks continue operating.

Timer Control

Bit:	7	6	5	4	3	2	1 32	00
	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0

Mnem	nonic: TCC	N Address: 88h
BIT	NAME	FUNCTION
7	TF1	Timer 1 Overflow Flag. This bit is set when Timer 1 overflows. It is cleared auto- matically when the program does a timer 1 interrupt service routine. Software can also set or clear this bit.
6	TR1	Timer 1 Run Control. This bit is set or cleared by software to turn timer/counter on or off.
5	TF0	Timer 0 Overflow Flag. This bit is set when Timer 0 overflows. It is cleared auto- matically when the program does a timer 0 interrupt service routine. Software can also set or clear this bit.
4	TR0	Timer 0 Run Control. This bit is set or cleared by software to turn timer/counter on or off.
3	IE1	Interrupt 1 Edge Detect Flag: Set by hardware when an edge/level is detected on INT1. This bit is cleared by hardware when the service routine is vectored to only if the interrupt was edge triggered. Otherwise it follows the inverse of the pin.
2	IT1	Interrupt 1 Type Control. Set/cleared by software to specify falling edge/ low level triggered external inputs.
	IEO	Interrupt 0 Edge Detect Flag. Set by hardware when an edge/level is detected on INT0. This bit is cleared by hardware when the service routine is vectored to only if the interrupt was edge triggered. Otherwise it follows the inverse of the pin.
0	IT0	Interrupt 0 Type Control: Set/cleared by software to specify falling edge/ low level triggered external inputs.

Timer Mode Control

Bit:	7	6	5	4	3	2	1	0
------	---	---	---	---	---	---	---	---

Publication Release Date: Feb 15, 2011 Revision A09

- 21 -

nuvoTon

	GATE	C/T	M1	MO	GATE	C/\overline{T}	M1	MO
	TIMER1				TIMER0	•		
Mnem	onic: TMO	D			and the			Address: 89h
BIT	NAME	FUNCTION			N/A			
7	GATE	Gating conti	rol: Wher	n this bit is se	et, Timer/coun	iter 1 is ena	abled only w	vhile the INT1
		pin is high a and Timer 1	nd the T is enabl	R1 control bi ed whenevei	t is set. When TR1 control	cleared, th bit is set.	ie INT1 pin	has no effect,
6	C/T	Timer or Co When set, th	unter Se ne timer o	lect: When c counts falling	lear, Timer 1 i edges on the	s incremen e T1 pin.	ted by the i	nternal clock.
5	M1	Timer 1 mod	de select	bit 1. See ta	ble below.	0	2 00	×
4	M0	Timer 1 mod	de select	bit 0. See ta	ble below.		20 V	25
3	GATE	Gating conti	rol: Wher	n this bit is se	et, Timer/coun	iter 0 is ena	abled only w	while the $\overline{INT0}$
		pin is high a fect, and Tir	nd the Tl ner 0 is e	R0 control bi enabled whe	t is set. When never TR0 coi	cleared, th ntrol bit is s	ne INTO pir et.	has no ef-
2	C/T	Timer or Co When set, th	unter Se ne timer o	lect: When c counts falling	lear, Timer 0 i Jedges on the	s incremen e T0 pin.	ted by the i	nternal clock.
1	M1	Timer 0 mod	de select	bit 1. See ta	ble below.			SPS.
0	MO	Timer 0 mod	de select	bit 0. See ta	ble below.			1

M1, M0: Mode Select bits:

M1	MO	MODE
0	0	Mode 0: 8-bit timer/counter TLx serves as 5-bit pre-scale.
0	1	Mode 1: 16-bit timer/counter, no pre-scale.
1	0	Mode 2: 8-bit timer/counter with auto-reload from THx.
1	1	Mode 3: (Timer 0) TL0 is an 8-bit timer/counter controlled by the standard Timer0 control bits. TH0 is an 8-bit timer only controlled by Timer1 control bits. (Timer 1) Timer/Counter 1 is stopped.

Timer 0 LSB

Bit:	7	6	5	4	3	2	1	0
	TL0.7	TL0.6	TL0.5	TL0.4	TL0.3	TL0.2	TL0.1	TL0.0
Mnem	onic: TL0						Ac	dress: 8Ah
BIT	NAME	FUNCTION						
7-0	TL0.[7:0]	Timer 0 LS	В.					

Timer 1 LSB

Bit:	7	6	5	4	3	2	1	0
	TL1.7	TL1.6	TL1.5	TL1.4	TL1.3	TL1.2	TL1.1	TL1.0

	NAME	FUNCTIO	N					
7-0	TL1.[7:0]	Timer 1 L	SB.		nº.	2		
					923			
Timer	0 MSB							
Bit:	7	6	5	4	3	2	1	0
	TH0.7	TH0.6	TH0.5	TH0.4	TH0.3	TH0.2	TH0.1	TH0.0
Mnem	onic: TH0					NGY."	6.	Address: 8C
BIT	NAME	FUNCTIO	DN			0	200	
7-0	TH0.[7:0]	Timer 0 N	ISB.			2	sh c	26
							1 AV	15
Timer	1 MSB							
Bit:	7	6	5	4	3	2	1	0 0
	TH1.7	TH1.6	TH1.5	TH1.4	TH1.3	TH1.2	TH1.1	TH1.0
Mnem	onic: TH1							Address: 8D
BIT	NAME	FUNCTIO	N					00
7-0	TU1 [7.0]			-				
		limer 1 N	ISB.					
AUXR Bit:	ן דודו.[7:0] ג 7	11mer 1 N	<u>1SB.</u>	4	3	2	1	0
AUXR Bit:	7 -	6 -	1SB. 5 -	4	3	2	1	0 ALE_OFF
AUXR Bit: Mnem	7 	6 -	5 -	4	3	2	1	0 ALE_OFF Address: 8E
AUXR Bit: Mnem BIT	7 	6 - FUNCTIC	5 - DN	4	3	2	1	0 ALE_OFF Address: 8E
AUXR Bit: Mnem BIT 0	7 - NAME ALE_OFF	6 - FUNCTIC 1: Disable	1SB. 5 ↓ - DN e ALE outpu	4 	3	2	1	0 ALE_OFF Address: 8E
AUXR Bit: Mnem BIT 0	7 - nonic: AUXR NAME ALE_OFF	6 - FUNCTIC 1: Disable 0: Enable	5 - DN ALE output	4 	3	2	1	0 ALE_OFF Address: 8E
AUXR Bit: Mnem BIT 0	7 - nonic: AUXR NAME ALE_OFF	6 - FUNCTIC 1: Disable 0: Enable	5 - DN ALE output ALE output	4 	3	2	1	0 ALE_OFF Address: 8E
AUXR Bit: Mnem BIT 0	7 - ionic: AUXR NAME ALE_OFF	6 FUNCTIC 1: Disable 0: Enable	5 - DN ALE output ALE output	4 	3	2	1	0 ALE_OFF Address: 8E
AUXR Bit: Mnem BIT 0 Watch Bit:	7 - nonic: AUXR NAME ALE_OFF ndog Timer 7	6 - FUNCTIC 1: Disable 0: Enable Control R 6	5 - DN ALE output ALE output egister 5	4 	3	2	1	0 ALE_OFF Address: 8E
AUXR Bit: Mnem BIT 0 Watcł Bit:	7 - nonic: AUXR ALE_OFF ALE_OFF 7 ENW	6 - FUNCTIC 1: Disable 0: Enable Control R 6 CLRW	5 - N ALE output ALE output egister 5 WIDL	4 - t 4 -	3 - - 3 -	2 - 2 2 PS2	1 - 1 PS1	0 ALE_OFF Address: 8E
AUXR Bit: Mnem BIT 0 Watch Bit:	7 - nonic: AUXR ALE_OFF ALE_OFF 7 ENW	6 FUNCTIC 1: Disable 0: Enable Control R 6 CLRW	5 - DN ALE output ALE output egister 5 WIDL	4 	3 - - 3 -	2 - 2 PS2	1 - 1 PS1	0 ALE_OFF Address: 8E 0 0 Address: 8F
AUXR Bit: Mnem BIT 0 Watcl Bit: Mnem BIT	7 - nonic: AUXR NAME ALE_OFF Adog Timer 7 ENW nonic: WDTC NAME	6 FUNCTIC 1: Disable 0: Enable Control R 6 CLRW FUNCTIC	5 - - - - - - - - - - - - -	4 - t 4 -	3 - - 3 -	2 - 2 2 PS2	1 - 1 PS1	0 ALE_OFF Address: 8E
AUXR Bit: Mnem BIT 0 Watch Bit: Mnem 7	7 - onic: AUXR NAME ALE_OFF ALE_OFF DOG Timer 7 ENW DONIC: WDTC NAME ENW	6 FUNCTIO 1: Disable 0: Enable Control R 6 CLRW CHRW	5 - DN ALE output ALE output egister 5 WIDL DN atch-dog if s	4 	3 - - 3 -	2 - 2 PS2	1 - 1 PS1	0 ALE_OFF Address: 8E
AUXR Bit: Mnem BIT 0 Watcl Bit: Mnem 7 6	7 	6 FUNCTIC 1: Disable 0: Enable Control R 6 CLRW Clear wa cally.	5 - DN ALE output ALE output egister 5 WIDL DN atch-dog if s tch-dog time	4 	3 - 3 scalar if set	2 - 2 PS2	1 - 1 PS1 vill be clear	0 ALE_OFF Address: 8E 0 0 Address: 8F red automati

nuvoTon

		disabled under IDLE mode. Default is cleared.							
2-0 PS2-0		Watch-o lows:	dog F	Pre-scalar	r timer select. Pre-scalar is se	lected when set PS2–0 as fol-			
		PS2	PS1	PS0	PRE-SCALAR SELECT	1			
		0	0	0	2				
		0	0	1	4	3.9			
		0	1	0	8	25			
		0	1	1	16	2501			
		1	0	0	32	1 42°			
		1	0	1	64	m. A			
		1	1	0	128	(On On			
		1	1	1	256	56 0			

Port 1

Bit:	7	6	5	4	3	2	1 0	0
	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
Maam	onio: D1						A	drage: 00h

Mnemonic:

BIT	NAME	FUNCTION
7-0	P1.[7:0]	General purpose I/O port. Most instructions will read the port pins in case of a port read access, however in case of read-modify-write instructions, the port latch is read.

P4.1 Base Address Low Byte Register

Bit:	7	6	5	4	3	2	1	0		
	P41AL.7	P41AL.6	P41AL.5	P41AL.4	P41AL.3	P41AL.2	P41AL.1	P41AL.0		
Mnem	Inemonic: P41AL Address: 94h									
BIT	NAME	FUNCTI	FUNCTION							

P4.1 Base Address High Byte Register

Bit:	7	6	5	4	3	2	1	0
	P41AH.7	P41AH.6	P41AH.5	P41AH.4	P41AH.3	P41AH.2	P41AH.1	P41AH.0
Mnem	onic: P41AH	1					Ac	dress: 95h

Mnemonic: P41AH

BIT	NAME	FUNCTION
7-0	P41AH.[7:0]	The Base address register for comparator of P4.1. P41AH contains the High- order byte of address.

Serial Port Control

Bit:	7	6	5	4	3	2	1	0		
	SM0/FE	SM1	SM2	REN	TB8	RB8	ТІ	RI		
Mnem	ionic: SCON			8	42			Address: 98h		
BIT	NAME	FUNCTI	ON		100	S. Ster				
7	SM0/FE	Serial po SFR det describe bit. This	ort mode s ermines w d below. V bit must be	elect bit 0 d hether this b /hen used a e manually c	or Framing E it acts as SM s FE, this bi leared in sof	Error Flag: M0 or as FE t will be set tware to clea	The SMOD . The operator to indicate ar the FE c	0 bit in PCON ation of SM0 is an invalid stop ondition.		
6	SM1	Serial Po	ort mode se	elect bit 1. S	ee table belo	w.	20	\mathcal{D}_{Λ}		
5	SM2 REN	Multipro The func Mode 0: Mode 1: Mode 2 Receive	cessor com ction of this No effect. Checking 0 = Recept 1 = Recept or 3: For m 0 = Recept 1 = Recept enable: le serial rec	munication bit is depen valid stop bit ion is always ion is ignore ultiprocesso ion is always ion is ignore	mode enable dent on the s valid no ma d if the recei r communica s valid no ma d if the recei	e. serial port m atter the logi ived stop bit ation. atter the logi ived 9th bit i	node. ic level of s is not logic ic level of th s not logic	top bit. : 1. ne 9th bit. 1.		
	1: Enable serial reception.									
3	TB8	s 2 and 3. This bit is set and cleared								
2	RB8	In mode the stop	s 2 and 3 t bit that wa	his is the re s received. I	ceived 9th d n mode 0 it I	ata bit. In m nas no funct	iode 1, if S ion.	M2 = 0, RB8 is		
1	TI	Transmi in mode transmis	g is set by h g of the stop cleared by so	is set by hardware at the end of the 8th bit time of the stop bit in all other modes during serial eared by software.						
0	RI	Receive in mode reception cleared	interrupt fl 0, or halfw n. Howeve only by sof	ag: This flag ay through the restriction	g is set by ha the stop bits stions of SM	ardware at t time in the 12 apply to	the end of t other mode this bit. T	he 8th bit time as during serial his bit can be		

Mode	SM0	SM1	Description	Length	Baud Rate
0	0	0	Synchronous	8	Tclk divided by 4 or 12
1	0	1	Asynchronous	10	Variable
2	1	0	Asynchronous	11	Tclk divided by 32 or 64
3	1	100	Asynchronous	11	Variable

SM1, SM0: Mode Select bits: