

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









## 8-BIT MICROCONTROLLER

## Table of Contents-

1	GENI	ERAL DE	ESCRIPTION	4
2	FEAT	URES		5
3	PAR	rs info	RMATION LIST	6
	3.1	Lead F	Free (RoHS) Parts information list	6
4	PIN C		JRATIONS	
5			PTIONS	
6	BLO	CK DIAG	RAM	11
7			_ DESCRIPTION	
	7.1		nip Flash EPROM	
	7.2		orts	
	7.3		I/O	
	7.4		S	
	7.5		ıpts	
	7.6		Pointers	
	7.7	Archite	ecture	13
		7.7.1	ALU	13
		7.7.2	Accumulator	13
		7.7.3	B Register	
		7.7.4	Program Status Word	
		7.7.5	Scratch-pad RAM	
		7.7.6	Stack Pointer	
8			RGANIZATION	
	8.1	_	am Memory (on-chip Flash)	
	8.2		ch-pad RAM and Register Map	
		8.2.1	Working Registers	
		8.2.2	Bit addressable Locations	
•	ODE	8.2.3	Stack	
9			NCTION REGISTERS	
4.0	9.1		Detail Bit Descriptions	
10			N	
11			N TIMING	
12			IAGEMENT	
	12.1		ode	
4.0	12.2		r Down Mode	
13			DITIONS	
	13.1		es of reset	
		13.1.1	External Reset	
		13.1.2	Software Reset	45

## W78I054D/W78I052D/W78I051D Data Sheet

# nuvoTon

		13.1.3	Watchdog Timer Reset	45
		13.1.4	RESET STATE	45
	13.2	Interru	ots	46
	13.3	Interru	ot Sources	46
	13.4	Priority	Level Structure	46
	13.5	Interru	ot Response Time	48
	13.6	Interru	ot Inputs	49
14	PROG	RAMMA	ABLE TIMERS/COUNTERS	50
	14.1	Timer/0	Counters 0 & 1	50
	14.2	Time-B	Base Selection	50
		14.2.1	Mode 0	50
		14.2.2	Mode 1	50
		14.2.3	Mode 2	51
		14.2.4	Mode 3	51
	14.3	Timer/0	Counter 2	52
		14.3.1	Capture Mode	52
		14.3.2	Auto-Reload Mode, Counting up	
		14.3.3	Auto-reload Mode, Counting Up/Down	
		14.3.4	Baud Rate Generator Mode	54
15	WATC	CHDOG T	ГІМЕR	55
16	SERIA	AL PORT	-	57
	16.1	MODE	0	57
	16.2	MODE	1	58
	16.3	MODE	2	59
17	FLASI	H ROM (	CODE BOOT MODE SELECTION	62
18	ISP(IN	I-SYSTE	M PROGRAMMING)	63
19	CONF	IG BITS		67
20	TYPIC	AL APP	LICATION CIRCUITS	69
21	ELEC.	TRICAL	CHARACTERISTICS	70
	21.1		te Maximum Ratings	
	21.2		ECTRICAL CHARACTERISTICS	
	21.3		ECTRICAL CHARACTERISTICS	
		21.3.1	Clock Input Waveform	
		21.3.2	Program Fetch Cycle	
		21.3.3	Data Read Cycle	73
		21.3.4	Data Write Cycle	74
		21.3.5	Port Access Cycle	74
		21.3.6	Program Operation	74
	21.4	TIMINO	G waveforms	75
		21.4.1	Program Fetch Cycle	75
		21.4.2	Data Read Cycle	75
		21.4.3	Data Write Cycle	76
		21.4.4	Port Access Cycle	76
		21.4.5	Reset Pin Access Cycle	77

## W78I054D/W78I052D/W78I051D Data Sheet

# nuvoTon

22	PACK	(AGE DIMENSIONS	78
	22.1	40-pin DIP	78
		44-pin PLCC	
	22.3	44-pin PQFP	80
		48-pin LQFP	
23	REVIS	SION HISTORY	88

- 3 -



#### 1 GENERAL DESCRIPTION

The W78I054D/W78I052D/W78I051D series is an 8-bit microcontroller which can accommodate a wider frequency range with low power consumption. The instruction set for the W78I054D/ W78I052D/ W78I051D series is fully compatible with the standard 8052.

The W78I054D/W78I052D/W78I051D series contains 16K/8K/4K bytes Flash EPROM programmable by hardware writer; a 256 bytes RAM; four 8-bit bi-directional (P0, P1, P2, P3) and bit-addressable I/O ports; an additional 4-bit I/O port P4; three 16-bit timer/counters; a hardware watchdog timer and a serial port. These peripherals are supported by 8 sources 4-level interrupt capability. To facilitate programming and verification, the Flash EPROM inside the W78I054D/W78I052D/W78I051D series allows the program memory to be programmed and read electronically. Once the code is confirmed, the user can protect the code for security.

The W78I054D/W78I052D/W78I051D series microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the processor. The W78I054D/W78I052D/W78I051D series contains In-System Programmable (ISP) 2KB LD Flash EPROM for loader program, operating voltage from 3.3V to 5.5V.

The W78I054D/W78I052D/W78I051D series feature industrial temperature rage (-40 degrees Celsius to +85 degrees Celsius).



#### 2 FEATURES

- Fully static design 8-bit CMOS microcontroller
- Optional 12T or 6T mode
  - 12T Mode, 12 clocks per machine cycle operation (default), Speed up to 40 MHz/5V
  - 6T Mode, 6 clocks per machine cycle operation set by the writer, Speed up to 20 MHz/5V
- Wide supply voltage of 2.4V to 5.5V
- Temperature grade is (-40°C~85°C)
- Pin and Instruction-sets compatible with MCS-51
- 256 bytes of on-chip scratchpad RAM
- 16K/8K/4K bytes electrically erasable/programmable Flash EPROM
- 2K bytes LDROM support ISP function (Reference Application Note)
- 64KB program memory address space
- 64KB data memory address space
- Four 8-bit bi-directional ports
- 8-sources, 4-level interrupt capability
- One extra 4-bit bit-addressable I/O port, additional INT2 / INT3 (available on PQFP, PLCC and LQFP package)

- 5 -

- Three 16-bit timer/counters
- One full duplex serial port
- Watchdog Timer
- EMI reduction mode
- Software Reset
- Built-in power management with idle mode and power down mode
- Code protection
- · Packages:

-	Lead Free (RoHS) DIP 40:	W78I054DDG
-	Lead Free (RoHS) PLCC 44:	W78I054DPG
-	Lead Free (RoHS) PQFP 44:	W78I054DFG
-	Lead Free (RoHS) LQFP 48:	W78I054DLG
-	Lead Free (RoHS) DIP 40:	W78I052DDG
-	Lead Free (RoHS) PLCC 44:	W78I052DPG
-	Lead Free (RoHS) PQFP 44:	W78I052DFG
-	Lead Free (RoHS) LQFP 48:	W78I052DLG
-	Lead Free (RoHS) DIP 40:	W78I051DDG
-	Lead Free (RoHS) PLCC 44:	W78I051DPG
-	Lead Free (RoHS) PQFP 44:	W78I051DFG
-	Lead Free (RoHS) LQFP 48:	W78I051DLG



## 3 PARTS INFORMATION LIST


## 3.1 Lead Free (RoHS) Parts information list

Table 3-1: Lead Free (RoHS) Parts information list

PART NO.	RAM	LD FLASH SIZE	AP FLASH SIZE	PACKAGE	Temperature grade
W78I054DDG		2K Bytes	14K Bytes	DIP-40 Pin	-40°C~85°C
W701034DDG		0	16K Bytes	DII - <del>4</del> 01 III	- <del>-</del>
W78I054DPG		2K Bytes	14K Bytes	PLCC-44 Pin	-40°C~85°C
W701054D1 G		0	16K Bytes	1 200-441 111	-40 0 03 0
W78I054DFG		2K Bytes	14K Bytes	PQFP-44 Pin	-40°C~85°C
W701054D1 G		0	16K Bytes	1 011 - + + 1 111	-40 0 03 0
W78I054DLG		2K Bytes	14K Bytes	LQFP-48 Pin	-40°C~85°C
W701034DEG	256	0	16K Bytes	LQII -401 III	-40 C 103 C
W78I052DDG	Bytes			DIP-40 Pin	-40°C~85°C
W78I052DPG		2K Bytes	8K Bytes	PLCC-44 Pin	-40°C~85°C
W78I052DFG		ZIV Dytes	OK Dytes	PQFP-44 Pin	-40°C~85°C
W78I052DLG				LQFP-48 Pin	-40°C~85°C
W78I051DDG				DIP-40 Pin	-40°C~85°C
W78I051DPG		2K Bytes	4K Bytes	PLCC-44 Pin	-40°C~85°C
W78I051DFG		ZIX Dyles	TIV Dyles	PQFP-44 Pin	-40°C~85°C
W78I051DLG				LQFP-48 Pin	-40°C~85°C




#### 4 PIN CONFIGURATIONS



- 7 -







## **5 PIN DESCRIPTIONS**

SYMBOL	TYPE	DESCRIPTIONS
ĒΑ	I	EXTERNAL ACCESS ENABLE: This pin forces the processor to execute out of external ROM. It should be kept high to access internal ROM. The ROM address and data will not be present on the bus if $\overline{EA}$ pin is high and the program counter is within internal ROM area. Otherwise they will be present on the bus.
PSEN	ОН	PROGRAM STORE ENABLE: PSEN enables the external ROM data onto the Port 0 address/data bus during fetch and MOVC operations. When internal ROM access is performed, no PSEN strobe signal outputs from this pin.
ALE	ОН	ADDRESS LATCH ENABLE: ALE is used to enable the address latch that separates the address from the data on Port 0.
RST	۱L	RESET: A high on this pin for two machine cycles while the oscillator is running resets the device.
XTAL1	I	CRYSTAL1: This is the crystal oscillator input. This pin may be driven by an external clock.
XTAL2	0	CRYSTAL2: This is the crystal oscillator output. It is the inversion of XTAL1.
VSS	I	GROUND: Ground potential
VDD	I	POWER SUPPLY: Supply voltage for operation.
P0.0–P0.7	I/O H	PORT 0: Port 0 is an open-drain bi-directional I/O port. This port also provides a multiplexed low order address/data bus during accesses to external memory.
P1.0–P1.7	I/O H	PORT 1: Port 1 is a bi-directional I/O port with internal pull-ups. The bits have alternate functions which are described below: T2 (P1.0): Timer/Counter 2 external count input T2EX (P1.1): Timer/Counter 2 Reload/Capture control
P2.0-P2.7	I/O H	PORT 2: Port 2 is a bi-directional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory.

-9-



#### Pin Description, continued

SYMBOL	TYPE	DESCRIPTIONS
P3.0-P3.7	I/O H	PORT 3: Port 3 is a bi-directional I/O port with internal pull-ups. All bits have alternate functions, which are described below:  RXD (P3.0): Serial Port 0 input  TXD (P3.1): Serial Port 0 output  INTO (P3.2): External Interrupt 0  INT1 (P3.3): External Interrupt 1  T0 (P3.4): Timer 0 External Input  T1 (P3.5): Timer 1 External Input  WR (P3.6): External Data Memory Write Strobe
P4.0-P4.3	I/O H	PORT 4: Another bit-addressable bidirectional I/O port P4. P4.3 and P4.2 are alternative function pins. It can be used as general I/O port or external interrupt input sources (INT2 / INT3).

<sup>\*</sup> Note: TYPE I: input, O: output, I/O: bi-directional, H: pull-high, L: pull-low, D: open drain.

In application if MCU pins need external pull-up, it is recommended to add a pull-up resistor (10K $\Omega$ ) between pin and power (V<sub>DD</sub>) instead of directly wiring pin to V<sub>DD</sub> for enhancing EMC.



#### **6 BLOCK DIAGRAM**




Figure 6- 1 W78I054D/W78I052D/W78I051D Block Diagram



#### 7 FUNCTIONAL DESCRIPTION

The W78I054D/W78I052D/W78I051D series architecture consists of a core controller surrounded by various registers, five general purpose I/O ports, 16K/8K/4K flash EPROM, 2K FLASH EPROM for ISP function, 256 bytes of RAM, three timer/counters, and a serial port. The processor supports 111 different op-codes and references both a 64K program address space and a 64K data storage space.

## 7.1 On-Chip Flash EPROM

The W78I054D/W78I052D/W78I051D series include one 16K/8K/4K bytes of main Flash EPROM for application program.

#### **7.2 I/O Ports**

The W78I054D/W78I052D/W78I051D series has four 8-bit ports and one extra 4-bit port. Port 0 can be used as an Address/Data bus when external program is running or external memory/device is accessed by MOVC or MOVX instruction. In these cases, it has strong pull-ups and pull-downs, and does not need any external pull-ups. Otherwise it can be used as a general I/O port with open-drain circuit. Port 2 is used chiefly as the upper 8-bits of the Address bus when port 0 is used as an address/data bus. It also has strong pull-ups and pull-downs when it serves as an address bus. Port1 and 3 act as I/O ports with alternate functions. Port 4 is only available on PLCC/PQFP/LQFP package type. It serves as a general purpose I/O port as Port 1 and Port 3. Another bit-addressable bidirectional I/O port P4. P4.3 and P4.2 are alternative function pins. It can be used as general I/O port or external interrupt input sources (INT2/INT3).

#### 7.3 Serial I/O

The W78I054D/W78I052D/W78I051D series have one serial port that is functionally similar to the serial port of the original 8032 family. However the serial port on the W78I054D/ W78I052D/ W78I051D series can operate in different modes in order to obtain timing similarity as well.

#### 7.4 Timers

Timers 0, 1, and 2 each consist of two 8-bit data registers. These are called TL0 and TH0 for Timer 0, TL1 and TH1 for Timer 1, and TL2 and TH2 for Timer 2. The TCON and TMOD registers provide control functions for timers 0 and 1. The T2CON register provides control functions for Timer 2. RCAP2H and RCAP2L are used as reload/capture registers for Timer 2.

The operations of Timer 0 and Timer 1 are the same as in the 8051 CPU. Timer 2 is a special feature of the W78I054D/W78I052D/W78I051D: it is a 16-bit timer/counter that is configured and controlled by the T2CON register. Like Timers 0 and 1, Timer 2 can operate as either an external event counter or as an internal timer, depending on the setting of bit C/T2 in T2CON. Timer 2 has three operating modes: capture, auto-reload, and baud rate generator. The clock speed at capture or auto-reload mode is the same as that of Timers 0 and 1.

#### 7.5 Interrupts

The Interrupt structure in the W78I054D/W78I052D/W78I051D is slightly different from that of the standard 8052. Due to the presence of additional features and peripherals, the number of interrupt sources and vectors has been increased. The W78I054D/W78I052D/W78I051D provides 8 interrupt resources with four priority level, including four external interrupt sources, three timer interrupts, serial I/O interrupts.



#### 7.6 Data Pointers

The data pointer of W78I054D/W78I052D/W78I051D series is same as standard 8052 that have one 16-bit Data Pointer (DPTR).

#### 7.7 Architecture

The W78I054D/W78I052D/W78I051D series are based on the standard 8052 device. It is built around an 8-bit ALU that uses internal registers for temporary storage and control of the peripheral devices. It can execute the standard 8052 instruction set.

#### 7.7.1 ALU

The ALU is the heart of the W78I054D/W78I052D/W78I051D series. It is responsible for the arithmetic and logical functions. It is also used in decision making, in case of jump instructions, and is also used in calculating jump addresses. The user cannot directly use the ALU, but the Instruction Decoder reads the op-code, decodes it, and sequences the data through the ALU and its associated registers to generate the required result. The ALU mainly uses the ACC which is a special function register (SFR) on the chip. Another SFR, namely B register is also used Multiply and Divide instructions. The ALU generates several status signals which are stored in the Program Status Word register (PSW).

#### 7.7.2 Accumulator

The Accumulator (ACC) is the primary register used in arithmetic, logical and data transfer operations in the W78I054D/W78I052D/W78I051D series. Since the Accumulator is directly accessible by the CPU, most of the high speed instructions make use of the ACC as one argument.

#### 7.7.3 B Register

This is an 8-bit register that is used as the second argument in the MUL and DIV instructions. For all other instructions it can be used simply as a general purpose register.

#### 7.7.4 Program Status Word

This is an 8-bit SFR that is used to store the status bits of the ALU. It holds the Carry flag, the Auxiliary Carry flag, General purpose flags, the Register Bank Select, the Overflow flag, and the Parity flag.

#### 7.7.5 Scratch-pad RAM

The W78I054D/W78I052D/W78I051D series has a 256 byte on-chip scratch-pad RAM. This can be used by the user for temporary storage during program execution. A certain section of this RAM is bit addressable, and can be directly addressed for this purpose.

#### 7.7.6 Stack Pointer

The W78I054D/W78I052D/W78I051D series has an 8-bit Stack Pointer which points to the top of the Stack. This stack resides in the Scratch Pad RAM in the W78I054D/W78I052D/W78I051D. Hence the size of the stack is limited by the size of this RAM.

- 13 -



#### 8 MEMORY ORGANIZATION

The W78I054D/W78I052D/W78I051D series separate the memory into two separate sections, the Program Memory and the Data Memory. The Program Memory is used to store the instruction opcodes, while the Data Memory is used to store data or for memory mapped devices.




Figure 8- 1 Memory Map


#### 8.1 Program Memory (on-chip Flash)

The Program Memory on the W78I054D/W78I052D/W78I051D series can be up to 16K/8K/4K bytes (2K bytes for ISP F/W, share with the W78E054D) long. All instructions are fetched for execution from this memory area. The MOVC instruction can also access this memory region.

#### 8.2 Scratch-pad RAM and Register Map

As mentioned before the W78I054D/W78I052D/W78I051D series have separate Program and Data Memory areas. There are also several Special Function Registers (SFRs) which can be accessed by software. The SFRs can be accessed only by direct addressing, while the on-chip RAM can be accessed by either direct or indirect addressing.





256 bytes RAM and SFR Data Memory Space

Figure 8- 2 W78I054D/W78I052D/W78I051D RAM and SFR Memory Map

Since the scratch-pad RAM is only 256bytes it can be used only when data contents are small. There are several other special purpose areas within the scratch-pad RAM. These are illustrated in next figure.

- 15 -






Figure 8-3 Scratch-pad RAM

#### 8.2.1 Working Registers

There are four sets of working registers, each consisting of eight 8-bit registers. These are termed as Banks 0, 1, 2, and 3. Individual registers within these banks can be directly accessed by separate instructions. These individual registers are named as R0, R1, R2, R3, R4, R5, R6 and R7. However, at one time the W78I054D/W78I052D/W78I051D series can work with only one particular bank. The bank selection is done by setting RS1-RS0 bits in the PSW. The R0 and R1 registers are used to store the address for indirect accessing.



#### 8.2.2 Bit addressable Locations

The Scratch-pad RAM area from location 20h to 2Fh is byte as well as bit addressable. This means that a bit in this area can be individually addressed. In addition some of the SFRs are also bit addressable. The instruction decoder is able to distinguish a bit access from a byte access by the type of the instruction itself. In the SFR area, any existing SFR whose address ends in a 0 or 8 is bit addressable.

#### 8.2.3 Stack

The scratch-pad RAM can be used for the stack. This area is selected by the Stack Pointer (SP), which stores the address of the top of the stack. Whenever a jump, call or interrupt is invoked the return address is placed on the stack. There is no restriction as to where the stack can begin in the RAM. By default however, the Stack Pointer contains 07h at reset. The user can then change this to any value desired. The SP will point to the last used value. Therefore, the SP will be incremented and then address saved onto the stack. Conversely, while popping from the stack the contents will be read first, and then the SP is decreased.

- 17 -



#### 9 SPECIAL FUNCTION REGISTERS

The W78I054D/W78I052D/W78I051D series uses Special Function Registers (SFRs) to control and monitor peripherals and their Modes. The SFRs reside in the register locations 80-FFh and are accessed by direct addressing only. Some of the SFRs are bit addressable. This is very useful in cases where users wish to modify a particular bit without changing the others. The SFRs that are bit addressable are those whose addresses end in 0 or 8. The W78I054D/W78I052D/W78I051D series contain all the SFRs present in the standard 8052. However some additional SFRs are added. In some cases the unused bits in the original 8052, have been given new functions. The list of the SFRs is as follows

F8									FF
F0	В								F7
E8									EF
E0	ACC								E7
D8	P4								DF
D0	PSW								D7
C8	T2CON	T2MOD	RCAP2L	RCAP2H	TL2	TH2			CF
C0	XICON				SFRAL	SFRAH	SFRRD	SFRCN	C7
B8	ΙΡ						EAPAGE	CHPCON	BF
В0	P3							IPH	В7
A8	IE								AF
Α0	P2								<b>A</b> 7
98	SCON	SBUF							9F
90	P1	_	_	_	_		_		97
88	TCON	TMOD	TL0	TL1	TH0	TH1	AUXR	WDTC	8F
80	P0	SP	DPL	DPH			P0UPR	PCON	87

Table 9-1: Special Function Register Location Table

#### Note:

- 1. The SFRs in the column with dark borders are bit-addressable
- 2. The table is condensed with eight locations per row. Empty locations indicate that these are no registers at these addresses. When a bit or register is not implemented, it will read high.



## Special Function Registers:

Symbol	Special	Function Registers:										
ACC	SYMBOL	DEFINITION	ADDRESS	MSB		BIT A	DDRESS,	SYMBOL		.a.	LSB	RESET
Part   Port	В	B register	F0H	(F7)	(F6)	(F5)	(F4)	(F3)	(F2)	(F1)	(F0)	0000 0000B
Power	ACC	Accumulator	E0H	(E7)	(E6)	(E5)	(E4)	(E3)	(E2)	(E1)	(E0)	0000 0000B
THE   T2 reg. high	P4	Port 4	D8H					INT2	INT3			0000 1111B
T12	PSW	Program status word	D0H		, ,		, ,					0000 0000B
RCAP2H   T2 capture low	TH2	T2 reg. high	CDH									0000 0000B
RCAP2L   T2 cupture high	TL2	T2 reg. low	CCH									0000 0000B
Tamon	RCAP2H	T2 capture low	СВН									0000 0000B
Table   Timer   2 control   CBH   (CF)   (CE)   (CE)   (CD)   (CC)   (CB)   (CA)   (CB)   (CB)   (CP)   (CP)   (CP)   (CP)   (CE)   (	RCAP2L	T2 capture high	CAH									0000 0000B
SFRCN   SFR program of control   C7H	T2MOD	Timer 2 Mode	C9								DCEN	0000 0000B
SFRRD         SFR program of data register         C6H         Image: Companies of the compa	T2CON	Timer 2 control	C8H									0000 0000B
SFRAH         SFR program of address high byte         CSH         Image: CSH of the control of the contro	SFRCN	SFR program of control	C7H			NOE	NCE	CTRL3	CTRL2	CTRL1	CTRL0	0000 0000B
SFRAL         SFR program of address low byte         C4H         Image: Column of External interrupt control         C0H         PX3         EX3         IE3         IT3         PX2         EX2         IE2         IT2         0000 00000B           CHPCON         Chip control         BFH         SWRST         -         -         -         -         -         FBOOTS ENP         0000 0000B           EAPAGE         Erase page operation modes         BEH         -<	SFRRD	SFR program of data register	С6Н									0000 0000B
XICON   External interrupt control   COH   PX3   EX3   E3   T3   PX2   EX2   E2   T2   C000 00000	SFRAH	SFR program of address high byte	C5H									0000 0000B
CHPCON         Chip control         BFH         SWRST         -         -         -         -         FBOOTS         ENP         0000 0000B           EAPAGE         Erase page operation modes         BEH         -	SFRAL	SFR program of address low byte	C4H									0000 0000B
EAPAGE   Erase page operation modes   BEH	XICON	External interrupt control	СОН	PX3	EX3	IE3	IT3	PX2	EX2	IE2	IT2	0000 0000B
IP	CHPCON	Chip control	BFH	SWRST	-		-	-	-	FBOOTS L	ENP	0000 0000B
IPH	EAPAGE	Erase page operation modes	BEH							EAPG1	EAPG0	0000 0000B
P3	IP	Interrupt priority	В8Н	(BF) -	(BE) -			` '	, ,		' '	1100 0000B
RD   WR   T1   T0   INT1   INT0   TXD   RXD	IPH	Interrupt priority High	В7Н									0000 0000B
EA   -     ET2   ES   ET1   EX1   ET0   EX0	P3	Port 3	В0Н		. ,	. ,						1111 1111B
Serial buffer   99H	ΙΕ	Interrupt enable	A8H	. ,	(AE) -	, ,						0100 0000B
SCON         Serial control         98H         (9F) SM0/FE         (9E) SM1         (9D) SM0/FE         (9C) SM1         (9B) SM0/FE	P2	Port 2	A0H									1111 1111B
SM0/FE   SM1   SM2   REN   TB8   RB8   TI   RI	SBUF	Serial buffer	99H									0000 0000B
WDTC         Watchdog control         8FH         ENW         CLRW         WIDL         -         -         PS2         PS1         PS0         0000 0000B           AUXR         Auxiliary         8EH         -         -         -         -         -         ALEOFF         0000 0110B           TH1         Timer high 1         8DH         -         -         -         -         0000 0000B           TH0         Timer high 0         8CH         -         -         -         -         0000 0000B           TL1         Timer low 1         8BH         -         -         -         -         0000 0000B           TL0         Timer low 0         8AH         -         -         -         -         -         0000 0000B           TMOD         Timer mode         89H         GATE         C/T         M1         M0         GATE         C/T         M1         M0         0000 0000B           TCON         Timer control         88H         (8F)         (8E)         (8D)         (8C)         (8B)         (8A)         (89)         (8B)         0000 0000B           PCON         Power control         87H         SMOD         SMOD         -	SCON	Serial control	98H			, ,			1			0000 0000B
AUXR Auxiliary 8EH	P1	Port 1	90H	(97)	(96)	(95)	(94)	(93)	(92)			1111 1111B
TH1         Timer high 1         8DH         0000 0000B           TH0         Timer high 0         8CH         0000 0000B           TL1         Timer low 1         8BH         0000 0000B           TL0         Timer low 0         8AH         0000 0000B           TMOD         Timer mode         89H         GATE         C/T         M1         M0         GATE         C/T         M1         M0         0000 0000B           TCON         Timer control         88H         (8F)         (8E)         (8D)         (8C)         (8B)         (8A)         (89)         (88)         0000 0000B           PCON         Power control         87H         SMOD         SMOD0         -         POR         GF1         GF0         PD         IDL         0011 0000B           POUPR         Port 0 pull up option Register         86H         - <t< td=""><td>WDTC</td><td>Watchdog control</td><td>8FH</td><td>ENW</td><td>CLRW</td><td>WIDL</td><td>-</td><td>-</td><td>PS2</td><td>PS1</td><td>PS0</td><td>0000 0000B</td></t<>	WDTC	Watchdog control	8FH	ENW	CLRW	WIDL	-	-	PS2	PS1	PS0	0000 0000B
TH0         Timer high 0         8CH         0000 0000B           TL1         Timer low 1         8BH         0000 0000B           TL0         Timer low 0         8AH         0000 0000B           TMOD         Timer mode         89H         GATE         C/T         M1         M0         GATE         C/T         M1         M0         0000 0000B           TCON         Timer control         88H         (8F)         (8E)         (8D)         (8C)         (8B)         (8A)         (89)         (88)         0000 0000B           PCON         Power control         87H         SMOD         SMOD0         -         POR         GF1         GF0         PD         IDL         0011 0000B           POUPR         Port 0 pull up option Register         86H         - </td <td>AUXR</td> <td>Auxiliary</td> <td>8EH</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td></td> <td></td> <td></td> <td>ALEOFF</td> <td>0000 0110B</td>	AUXR	Auxiliary	8EH	-	-	-	-				ALEOFF	0000 0110B
TL1 Timer low 1 8BH	TH1	Timer high 1	8DH									0000 0000B
TL0         Timer low 0         8AH         GATE         C/T         M1         M0         GATE         C/T         M1         M0         GATE         C/T         M1         M0         GATE         C/T         M1         M0         0000 0000B           TCON         Timer control         88H         (8F)         (8E)         (8D)         (8C)         (8B)         (8A)         (89)         (88)         0000 0000B           PCON         Power control         87H         SMOD         SMOD0         -         POR         GF1         GF0         PD         IDL         0011 0000B           POUPR         Port 0 pull up option Register         86H         -<	TH0	Timer high 0	8CH									0000 0000B
TMOD         Timer mode         89H         GATE         C/T         M1         M0         GATE         C/T         M1         M0         0000 0000B           TCON         Timer control         88H         (8F)         (8E)         (8D)         (8C)         (8B)         (8A)         (89)         (88)         0000 0000B           PCON         Power control         87H         SMOD         SMOD0         -         POR         GF1         GF0         PD         IDL         0011 0000B           POUPR         Port 0 pull up option Register         86H         -         <	TL1	Timer low 1	8BH									0000 0000B
TCON         Timer control         88H         (8F) TF1         (8E) TR1         (8D) TF0         (8C) TR0         (8B) TR1         (8A) TR1         (8B) TR1 <th< td=""><td>TL0</td><td>Timer low 0</td><td>8AH</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000 0000B</td></th<>	TL0	Timer low 0	8AH									0000 0000B
TF1 TR1 TF0 TR0   IE1   IT1   IE0   IT0   IT0	TMOD	Timer mode	89H	GATE	C/T	M1	M0	GATE	C/T	M1	M0	0000 0000B
P0UPR Port 0 pull up option Register 86H P0UP 0000 0001B	TCON	Timer control	88H						1			0000 0000B
	PCON	Power control	87H	SMOD	SMOD0	-	POR	GF1	GF0	PD	IDL	0011 0000B
DPH Data pointer high 83H 0000 0000B	P0UPR	Port 0 pull up option Register	86H	-	-	-	-	-	-		P0UP	0000 0001B
	DPH	Data pointer high	83H									0000 0000B

- 19 -



DPL	Data pointer low	82H									0000 0000B
SP	Stack pointer	81H									0000 0111B
P0	Port 0	80H	(87)	(86)	(85)	(84)	(83)	(82)	(81)	(80)	1111 1111B

## 9.1 SFR Detail Bit Descriptions

#### Port 0

Bit:	7	6	5	4	3	2	1	0
	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0

Mnemonic: P0 Address: 80h

BIT	NAME	FUNCTION
7-0	P0.[7:0]	Port 0 is an open-drain bi-directional I/O port if SFR P0UPR.0 (bit P0UP) clear to "0", and when SFR P0UPR.0 (bit P0UP) set to "1", Port 0 pins are internally pulled-up.  This port also provides a multiplexed low order address/data bus during accesses to external memory.

#### **STACK POINTER**

Bit:	7	6	5	4	3	2	1	0
	SP.7	SP.6	SP.5	SP.4	SP.3	SP.2	SP.1	SP.0

Mnemonic: SP Address: 81h

BIT	NAME	FUNCTION
7-0	SP.[7:0]	The Stack Pointer stores the Scratch-pad RAM address where the stack begins. In other words it always points to the top of the stack.

#### **DATA POINTER LOW**

Bit:	7	6	5	4	3	2	1	0
	DPL.7	DPL.6	DPL.5	DPL.4	DPL.3	DPL.2	DPL.1	DPL.0

Mnemonic: DPL Address: 82h

BIT	NAME	FUNCTION
7-0	DPL.[7:0]	This is the low byte of the standard 8052 16-bit data pointer.

#### **DATA POINTER HIGH**

Bit:	7	6	5	4	3	2	1	0
	DPH.7	DPH.6	DPH.5	DPH.4	DPH.3	DPH.2	DPH.1	DPH.0

Mnemonic: DPH Address: 83h

BIT	NAME	FUNCTION
7-0	DPH.[7:0]	This is the high byte of the standard 8052 16-bit data pointer.

## Port 0 Pull Up Option Register

Bit:	7	6	5	4	3	2	1	0

## W78I054D/W78I052D/W78I051D Data Sheet



	-	-	-	P0UP
--	---	---	---	------

Mnemonic: P0UPR Address: 86h

BIT	NAME	FUNCTION
0	P0UP	0: Port 0 pins are open-drain.
		1: Port 0 pins are internally pulled-up. Port 0 is structurally the same as Port 2.

#### **Power Control**

Bit:	7	6	5	4	3	2	1	0
	SMOD	SMOD0	-	POR	GF1	GF0	PD	IDL

Mnemonic: PCON Address: 87h

BIT	NAME	FUNCTION
7	SMOD	1: This bit doubles the serial port baud rate in mode 1, 2, and 3 when set to 1.
6	SMOD 0	0: Framing Error Detection Disable. SCON.7 (SM0/FE) bit is used as SM0 (standard 8052 function).
		1: Framing Error Detection Enable. SCON.7 (SM0/FE) bit is used to reflect as Frame Error (FE) status flag.
5	-	Reserved
4	POR	0: Cleared by software.
		1: Set automatically when a power-on reset has occurred.
3	GF1	General purpose user flags.
2	GF0	General purpose user flags.
1	PD	1: The CPU goes into the POWER DOWN mode. In this mode, all the clocks are stopped and program execution is frozen.
0	IDL	1: The CPU goes into the IDLE mode. In this mode, the clocks CPU clock stopped, so program execution is frozen. But the clock to the serial, timer and interrupt blocks is not stopped, and these blocks continue operating.

#### **Timer Control**

Bit:	7	6	5	4	3	2	1	0
	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0

Mnemonic: TCON Address: 88h

BIT	NAME	FUNCTION
7	TF1	Timer 1 Overflow Flag. This bit is set when Timer 1 overflows. It is cleared automatically when the program does a timer 1 interrupt service routine. Software can also set or clear this bit.
6	TR1	Timer 1 Run Control. This bit is set or cleared by software to turn timer/counter on or off.
5	TF0	Timer 0 Overflow Flag. This bit is set when Timer 0 overflows. It is cleared automatically when the program does a timer 0 interrupt service routine. Software can also set or clear this bit.



4	TR0	Timer 0 Run Control. This bit is set or cleared by software to turn timer/counter on or off.
3	IE1	Interrupt 1 Edge Detect Flag: Set by hardware when an edge/level is detected on $\overline{INT1}$ . This bit is cleared by hardware when the service routine is vectored to only if the interrupt was edge triggered. Otherwise it follows the inverse of the pin.
2	IT1	Interrupt 1 Type Control. Set/cleared by software to specify falling edge/ low level triggered external inputs.
1	IE0	Interrupt 0 Edge Detect Flag. Set by hardware when an edge/level is detected on INT0. This bit is cleared by hardware when the service routine is vectored to only if the interrupt was edge triggered. Otherwise it follows the inverse of the pin.
0	IT0	Interrupt 0 Type Control: Set/cleared by software to specify falling edge/ low level triggered external inputs.

#### **Timer Mode Control**

Bit:	7	6	5	4	3	2	1	0
,	GATE	C/T	M1	M0	GATE	C/T	M1	M0
	TIMER1				TIMER0			

Mnemonic: TMOD Address: 89h

BIT	NAME	FUNCTION
7	GATE	Gating control: When this bit is set, Timer/counter 1 is enabled only while the INT1
		pin is high and the TR1 control bit is set. When cleared, the INT1 pin has no effect, and Timer 1 is enabled whenever TR1 control bit is set.
6	C/T	Timer or Counter Select: When clear, Timer 1 is incremented by the internal clock. When set, the timer counts falling edges on the T1 pin.
5	M1	Timer 1 mode select bit 1. See table below.
4	M0	Timer 1 mode select bit 0. See table below.
3	GATE	Gating control: When this bit is set, Timer/counter 0 is enabled only while the INTO
		pin is high and the TR0 control bit is set. When cleared, the INTO pin has no effect, and Timer 0 is enabled whenever TR0 control bit is set.
2	C/T	Timer or Counter Select: When clear, Timer 0 is incremented by the internal clock. When set, the timer counts falling edges on the T0 pin.
1	M1	Timer 0 mode select bit 1. See table below.
0	M0	Timer 0 mode select bit 0. See table below.

#### M1. M0: Mode Select bits:

		iii i, iiio i iiiodo coloct bito:
M1	МО	MODE
0	0	Mode 0: 13-bit timer/counter TLx serves as 5-bit pre-scale.
0	1	Mode 1: 16-bit timer/counter, no pre-scale.
1	0	Mode 2: 8-bit timer/counter with auto-reload from THx.
1	1	Mode 3: (Timer 0) TL0 is an 8-bit timer/counter controlled by the standard Timer0 control bits. TH0 is an 8-bit timer only controlled by Timer1 control bits. (Timer 1)



	Т	imer/Counte	er 1 is stopp	oed.				
	0 LSB							
Bit:	7	6	5	4	3	2	1	0
	TL0.7	TL0.6	TL0.5	TL0.4	TL0.3	TL0.2	TL0.1	TL0.0
	onic: TL0	T						Address: 8A
BIT	NAME	FUNCTION						
7-0	TL0.[7:0]	Timer 0 LS	Timer 0 LSB.					
	1 LSB							
Bit:	7	6	5	4	3	2	1	0
	TL1.7	TL1.6	TL1.5	TL1.4	TL1.3	TL1.2	TL1.1	TL1.0
	onic: TL1							Address: 8B
BIT	NAME	FUNCTION						
7-0	TL1.[7:0]	Timer 1 LS	SB.					
Timer Bit:	7 TH0.7	6 TH0.6	5 TH0.5	4 TH0.4	3 TH0.3	2 TH0.2	1 TH0.1	0 TH0.0
Mnem	onic: TH0							Address: 80
BIT	NAME	FUNCTIO	N					
7-0	TH0.[7:0]	Timer 0 M	SB.					
	1 MSB							
Bit:	7	6	5	4	3	2	1	0
	TH1.7	TH1.6	TH1.5	TH1.4	TH1.3	TH1.2	TH1.1	TH1.0
	onic: TH1	T						Address: 8D
BIT	NAME	FUNCTIO	N					
7-0	TH1.[7:0]	Timer 1 M	SB.					
AUXR	ŀ							
Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	ALE_OFF
Mnem	onic: AUXR							Address: 8E

- 23 -



BIT	NAME	FUNCTION
0	ALE_OFF	1: Disenable ALE output
		0: Enable ALE output

## **Watchdog Timer Control Register**

Bit:	7	6	5	4	3	2	1	0
	ENW	CLRW	WIDL	-	-	PS2	PS1	PS0

Mnemonic: WDTC Address: 8FH

BIT	NAME	FUNCTION						
7	ENW	Enable watch	-dog if se	et.				
6	CLRW	Clear watch-cally.	dog time	r and Pre-scalar if set. This	flag will be cleared automati-			
5	WIDL		If this bit is set, watch-dog is enabled under IDLE mode. If cleared, watch-dog is disabled under IDLE mode. Default is cleared.					
2-0	PS2-0	Watch-dog Pre-scalar timer select. Pre-scalar is selected when set PS2–0 as follows:						
		<b>PS2 PS1</b> 0 0	0	PRE-SCALAR SELECT				
			1	8				
		0 0	1					
		0 1	0	4				
		0 1	1	16				
		0 1 1 0	0	16 32				
		•	0 1					

#### Port 1

Bit:	7	6	5	4	3	2	1	0
	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0

256

1

Mnemonic: P1 Address: 90h

BIT	NAME	FUNCTION
7-0	P1.[7:0]	General purpose I/O port. Most instructions will read the port pins in case of a port read access, however in case of read-modify-write instructions, the port latch is read.

#### **Serial Port Control**

 Bit:
 7
 6
 5
 4
 3
 2
 1
 0

 SM0/FE
 SM1
 SM2
 REN
 TB8
 RB8
 TI
 RI



Mnemonic: SCON Address: 98h

BIT	NAME	FUNCTION
7	SM0/FE	Serial port mode select bit 0 or Framing Error Flag: The SMOD0 bit in PCON SFR determines whether this bit acts as SM0 or as FE. The operation of SM0 is described below. When used as FE, this bit will be set to indicate an invalid stop bit. This bit must be manually cleared in software to clear the FE condition.
6	SM1	Serial Port mode select bit 1. See table below.
5	SM2	Multiple processors communication. Setting this bit to 1 enables the multiprocessor communication feature in mode 2 and 3. In mode 2 or 3, if SM2 is set to 1, then RI will not be activated if the received 9th data bit (RB8) is 0. In mode 1, if SM2 = 1, then RI will not be activated if a valid stop bit was not received. In mode 0, the SM2 bit controls the serial port clock. If set to 0, then the serial port runs at a divide by 12 clock of the oscillator. This gives compatibility with the standard 8052. When set to 1, the serial clock become divide by 4 of the oscillator clock. This results in faster synchronous serial communication.
4	REN	Receive enable:
		Disable serial reception.     Enable serial reception.
3	TB8	This is the 9th bit to be transmitted in modes 2 and 3. This bit is set and cleared by software as desired.
2	RB8	In modes 2 and 3 this is the received 9th data bit. In mode 1, if SM2 = 0, RB8 is the stop bit that was received. In mode 0 it has no function.
1	TI	Transmit interrupt flag: This flag is set by hardware at the end of the 8th bit time in mode 0, or at the beginning of the stop bit in all other modes during serial transmission. This bit must be cleared by software.
0	RI	Receive interrupt flag: This flag is set by hardware at the end of the 8th bit time in mode 0, or halfway through the stop bits time in the other modes during serial reception. However the restrictions of SM2 apply to this bit. This bit can be cleared only by software.

#### SM1, SM0: Mode Select bits:

Mode	SM0	SM1	Description	Length	Baud Rate	
0	0	0	Synchronous	8	Tclk divided by 4 or 12	
1	0	1	Asynchronous	10	Variable	
2	1	0	Asynchronous	11	Tclk divided by 32 or 64	
3	1	1	Asynchronous	11	Variable	

#### **Serial Data Buffer**

Bit:	7	6	5	4	3	2	1	0
·	SBUF.7	SBUF.6	SBUF.5	SBUF.4	SBUF.3	SBUF.2	SBUF.1	SBUF.0

Mnemonic: SBUF Address: 99h

- 25 -