

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Table of Contents

1.	GENE	RAL DE	ESCRIPTION	4
2.	FEAT	JRES		5
3.	PARTS	S INFO	RMATION LIST	6
	3.1	Lead	Free (RoHS) Parts information list	6
4.	PIN C	ONFIGI	URATION	6
5.	PIN DI	ESCRIF	PTIONS	7
6.	FUNC	TIONAI	L DESCRIPTION	8
	6.1	On-Ch	hip Flash EPROM	8
	6.2		orts	
	6.3	Timer	S	8
	6.4	Interru	upts	8
	6.5	Data I	Pointer	8
	6.6	Archit	ecture	8
		6.6.1	ALU	8
		6.6.2	Accumulator	9
		6.6.3	B Register	
		6.6.4	Program Status Word	
		6.6.5	Scratch-pad RAM	
		6.6.6	Stack Pointer	
	6.7		r Management	
7.	MEMC		RGANIZATION	
	7.1	•	am Memory (on-chip Flash)	
	7.2		Flash Memory	
	7.3		Memory (accessed by MOVX)	
	7.4	Scrato	ch-pad RAM and Register Map	
		7.4.1	Working Registers	
		7.4.2	Bit addressable Locations	
100		7.4.3	Stack	
8.			NCTION REGISTERS	
9.			ON SET	
	9.1		ction Timing	
10.	POWE		NAGEMENT	
	10.1		lode	
	10.2	Power	r-down Mode	51
11.	RESE	T CONI	DITIONS	52
	11.1	Sourc	es of reset	52
		11.1.1		
		11.1.2	,	
		11.1.3		
	11.2		t State	
12.	INTER	RUPTS	S	55

nuvoTon

	12.1	Interrupt Sources	55
	12.2	Priority Level Structure	57
	12.3	Response Time	
	12.4	Interrupt Inputs	
13.	PROC	GRAMMABLE TIMERS/COUNTERS	60
	13.1	Timer/Counters 0 & 1	
		13.1.1 Time-Base Selection	60
		13.1.2 Mode 0	
		13.1.3 Mode 1	
		13.1.4 Mode 2	
		13.1.5 Mode 3	
14.		MEMORY	
15.	WAT	CHDOG TIMER	
	15.1	WATCHDOG CONTROL	
	15.2	CLOCK CONTROL of Watchdog	
16.		ACCESS PROCTECTION	
17.	EDGE	E DETECT INTERRUPT	69
18.	I/O P	ORT CONFIGURATION	71
	18.1	Quasi-Bidirectional Output Configuration	71
	18.2	Open Drain Output Configuration	72
	18.3	Push-Pull Output Configuration	72
	18.4	Input Only Configuration	73
19.	OSCI	LLATOR	74
	19.1	Internal RC Oscillator Option	74
	19.2	External Clock Input Option	74
20.	BUZZ	ZER OUTPUT	75
21.	POW	ER MONITORING FUNCTION	78
	21.1	Power On Detect	78
	21.2	Brownout Detect	78
22.	PULS	SE-WIDTH-MODULATED (PWM) OUTPUTS	79
23.	ANAL	OG-TO-DIGITAL CONVERTER	82
	23.1	ADC Resolution and Analog Supply	83
24.	ICP (I	IN-CIRCUIT PROGRAM) FLASH PROGRAM	
25.	CONF	FIG BITS	86
	25.1	CONFIG0	86
	25.2	CONFIG1	88
26.	ELEC	TRICAL CHARACTERISTICS	
	26.1	Absolute Maximum Ratings	
	26.2	DC ELECTRICAL CHARACTERISTICS	
	26.3	The ADC Converter DC ELECTRICAL CHARACTERISTICS	
	26.4	Internal RC Oscillator Accuracy	
	26.5	AC ELECTRICAL CHARACTERISTICS	
	26.6	EXTERNAL CLOCK CHARACTERISTICS	
	26.7	AC SPECIFICATION	

nuvoTon

	26.8	TYPICAL APPLICATION	N CIRCUITS9
27.	PACK	AGE DIMENSIONS	9
	27.1	20-pin SOP-300mil	9
	27.2	20-pin PDIP-300mil	9
28.	REVIS	SION HISTORY	9

nuvoTon

1. GENERAL DESCRIPTION

The W79E8213 series are an 8-bit 4T-8051 microcontroller which has Flash EPROM which is programmable by ICP (In Circuit Program) or by hardware writer. The instruction set of the W79E8213 series are fully compatible with the standard 8052. The W79E8213 series contain a 4Kbytes of main Flash EPROM; a 128bytes of RAM; two 16-bit timer/counters; 4-channel 10-bit PWM; 3 edge detector inputs; 8-channel multiplexed 10-bit A/D convert. The W79E8213 series supports 128 bytes NVM Data Flash EPROM. These peripherals are supported by 10 sources four-level interrupt capability. To facilitate programming and verification, the Flash EPROM inside the W79E8213 series allow the program memory to be programmed and read electronically. Once the code is confirmed, the user can protect the code for security.

nuvoton

2. FEATURES

- Fully static design 8-bit 4T-8051 CMOS microcontroller:
 - VDD = 4.5V to 5.5V @20MHz
 - VDD = 2.7V to 5.5V @12MHz
 - VDD = 2.4V to 5.5V @4MHz
- Instruction-set compatible with MSC-51.
- Flexible CPU clock source configurable by config bit and software:
 - High speed external oscillator: upto 20MHz Crystal and resonator (enabled by config bit).
 - Internal RC oscillator: 20/10MHz selectable by config bit, only W79E8213R supports ±2% accuracy internal RC oscillator at fixed voltage and temperature condition.
- 4K bytes of AP Flash EPROM, with ICP and external writer programmable mode.
- 128 bytes of on-chip RAM.
- W79E8213 series supports 128 bytes NVM Data Flash EPROM for customer data storage used and 10K writer cycles.
 - 8 pages. Page size is 16 bytes.
- Two 16-bit timer/counters.
- Ten interrupts source with four levels of priority.
- Three-edge detect interrupt inputs.
- Programmable Watchdog Timer.
- Four-channel 10-bit PWM (Pulse Width Modulator).
- Internal square wave generator for buzzer.
- Up to 18 I/O pins.
- The 4 outputs mode and TTL/Schmitt trigger selectable Port.
- LED drive capability on all port pins. Sink 20mA; Drive: -15~-20mA @push-pull mode.
- Eight high sink capability (40mA) port pins.
- Eight-channel multiplexed with 10-bits A/D convert.
- Low Voltage Detect interrupt and reset.
- Development Tools:
 - ICP(In Circuit Programming) writer
- Packages:

Lead Free (RoHS) DIP 20: W79E8213AKG
Lead Free (RoHS) SOP 20: W79E8213ASG
Lead Free (RoHS) DIP 20: W79E8213RAKG
Lead Free (RoHS) SOP 20: W79E8213RASG



3. PARTS INFORMATION LIST

3.1 Lead Free (RoHS) Parts information list

PART NO.	EPROM FLASH SIZE	RAM	NVM FLASH EPROM	INTERNAL RC ¹ OSCILLATOR ACCURACY	PACKAGE
W79E8213AKG	4KB	128B	128B	±30%	DIP-20 Pin
W79E8213ASG	4KB	128B	128B	±30%	SOP-20 Pin
W79E8213RAKG	4KB	128B	128B	±2%	DIP-20 Pin
W79E8213RASG	4KB	128B	128B	±2%	SOP-20 Pin

Note: 1. Test conditions are $V_{DD} = 3.3V$, $TA = 25^{\circ}C$

Table 3-1: Lead Free (RoHS) Parts information list

4. PIN CONFIGURATION




Figure 4-1: Pin Configuration

nuvoTon

5. PIN DESCRIPTIONS

SYMBOL		ALTERNATE FUNCTION 2		ALTERNATE FUNCTION 4 (ICP MODE)	TYPE	DESCRIPTION		
VDD					Р	POWER SUPPLY: Supply voltage for operation.		
VSS					Р	GROUND: Ground potential.		
P0.0	AD6		PWM3		I/O	Port0:		
P0.1	AD5		PWM0		I/O	Support 4 output modes and		
P0.2	AD4		BRAKE		I/O	TTL/Schmitt trigger.		
P0.3	AD0				I/O	Multifuration size for T1 DMM0		
P0.4	AD1			Data	I/O	Multifunction pins for T1, PWM0, PWM3, BRAKE, AD0-7, Data		
P0.5	AD2			Clock	I/O	and Clock (for ICP).		
P0.6	AD3				I/O	(O) (O)		
P0.7	AD7		T1		I/O			
P1.0	BUZ	ED0			I/O	Port1:		
P1.1		ED1			I/O	Support 4 output modes and		
P1.2		ED2	T0		I/O	TTL/Schmitt trigger (except for P1.5 input only).		
P1.3		/INT0			I/O	1 1.5 mput omy).		
P1.4	STADC	/INT1			I/O	Multifunction pins for /RST, T0,		
P1.5	RST			HV	I	/INT0-1, BUZ, PWM1-2, ED0-2, STADC, and HV (for ICP).		
P1.6	PWM1				I/O	l		
P1.7	PWM2				I/O	P1.0-P1.7 have 40mA high sink capability.		
P2.0	XTAL2/CL	KOUT	I/O	CRYSTAL2: This is the crystal oscillator output. It is the inversion of XTAL1. Also a configurable i/o pin. When operating as I/O, it supports 4 output modes and TTL/Schmitt trigger.				
P2.1	XTAL1				I/O	CRYSTAL1: This is the crystal oscillator input. This pin may be driven by an external clock or configurable I/O pin. When operating as I/O, it supports 4 output modes and TTL/Schmitt trigger.		

^{*} **TYPE:** P: power, I: input, O: output, I/O: bi-directional, H: pull-high, L: pull-low, D: open-drain.

Table 5-1: Pin Description

Note:

On power-on-reset, all port pins will be tri-stated.

After power-on-reset, all port pins state will follow CONFIG0.PRHI bit definition.

nuvoTon

6. FUNCTIONAL DESCRIPTION

The W79E8213 series architecture consist of a 4T 8051 core controller surrounded by various registers, 4K bytes Flash EPROM, 128 bytes of RAM, up to 18 general purpose I/O ports, two timer/counters, 3 edge detector inputs, 4-channel PWM with 10-bits counter, 8-channel multiplexed with 10-bit ADC analog input, Flash EPROM program by Writer and ICP. W79E8213 series supported 128 bytes NVM Data Flash EPROM.

6.1 On-Chip Flash EPROM

The W79E8213 series include one 4K bytes of main Flash EPROM for application program. A Writer or ICP programming board is required to program the Flash EPROM or NVM Data Flash EPROM.

This ICP (In-Circuit Programming) feature makes the job easy and efficient when the application's firmware needs to be updated frequently. In some applications, the in-circuit programming feature makes it possible for the end-user to easily update the system firmware without opening the chassis.

6.2 I/O Ports

The W79E8213 series have up to 18 I/O pins using internal RC oscillator & /RST is input only by reset options. All ports can be used as four outputs mode when it may set by PxM1.y and PxM2.y SFR's registers, it has strong pull-ups and pull-downs, and does not need any external pull-ups. Otherwise it can be used as general I/O port as open drain circuit. All ports can be used bi-directional and these are as I/O ports. These ports are not true I/O, but rather are pseudo-I/O ports. This is because these ports have strong pull-downs and weak pull-ups.

6.3 Timers

The W79E8213 series have two 16-bit timers that are functionally and similar to the timers of the 8052 family. When used as timers, the user has a choice of 12 or 4 clocks per count that emulates the timing of the original 8052.

6.4 Interrupts

The Interrupt structure in the W79E8213 series is slightly different from that of the standard 8052. Due to the presence of additional features and peripherals, the number of interrupt sources and vectors has been increased.

6.5 Data Pointer

The data pointer of W79E8213 series is same as standard 8052 which have 16-bit Data Pointer (DPTR).

6.6 Architecture

The W79E8213 series are based on the standard 8052 device. It is built around an 8-bit ALU that uses internal registers for temporary storage and control of the peripheral devices. It can execute the standard 8052 instruction set.

6.6.1 ALU

The ALU is the heart of the W79E8213 series. It is responsible for the arithmetic and logical functions. It is also used in decision making, in case of jump instructions, and is also used in calculating jump addresses. The user cannot directly use the ALU, but the Instruction Decoder reads the op-code,

nuvoton

decodes it, and sequences the data through the ALU and its associated registers to generate the required result. The ALU mainly uses the ACC which is a special function register (SFR) on the chip. Another SFR, namely B register is also used in Multiply and Divide instructions. The ALU generates several status signals which are stored in the Program Status Word register (PSW).

6.6.2 Accumulator

The Accumulator (ACC) is the primary register used in arithmetic, logical and data transfer operations in the W79E8213 series. Since the Accumulator is directly accessible by the CPU, most of the high speed instructions make use of the ACC as one argument.

6.6.3 B Register

This is an 8-bit register that is used as the second argument in the MUL and DIV instructions. For all other instructions it can be used simply as a general purpose register.

6.6.4 Program Status Word

This is an 8-bit SFR that is used to store the status bits of the ALU. It holds the Carry flag, the Auxiliary Carry flag, General purpose flags, the Register Bank Select, the Overflow flag, and the Parity flag.

6.6.5 Scratch-pad RAM

The W79E8213 series have a 128 bytes on-chip scratch-pad RAM. These can be used by the user for temporary storage during program execution. A certain section of this RAM is bit addressable, and can be directly addressed for this purpose.

6.6.6 Stack Pointer

The W79E8213 series have an 8-bit Stack Pointer which points to the top of the Stack. This stack resides in the Scratch Pad RAM in the W79E8213 series. Hence the size of the stack is limited by the size of this RAM.

6.7 Power Management

Power Management like the standard 8052, the W79E8213 series also have the IDLE and POWER DOWN modes of operation. In the IDLE mode, the clock to the CPU is stopped while the timers, serial ports and interrupt block continue to operate. In the POWER DOWN mode, all clocks are stopped and the chip operation is completely stopped. This is the lowest power consumption state.

nuvoton

7. MEMORY ORGANIZATION

The W79E8213 series separate the memory into two separate sections, the Program Memory and the Data Memory. The Program Memory is used to store the instruction op-codes, while the Data Memory is used to store data or for memory mapped devices.




Figure 7-1: W79E8213 series memory map

7.1 Program Memory (on-chip Flash)

The Program Memory on the W79E8213 series can be up to 4K bytes long. All instructions are fetched for execution from this memory area. The MOVC instruction can also access this memory region.

7.2 Data Flash Memory

The NVM Data Memory of Flash EPROM on the W79E8213 series is 128 bytes long, with page size of 16 bytes, respectively. The W79E8213 series' NVM size is controllable through CONFIG1 register. The W79E8213 series read the content of data memory by using "MOVC A, @A+DPTR". To write data is by NVMADDRL, NVMDATA and NVMCON SFR's registers.



7.3 Data Memory (accessed by MOVX)

Not available in this product series.

7.4 Scratch-pad RAM and Register Map

As mentioned before the W79E8213 series have separate Program and Data Memory areas. The onchip 128 bytes scratch pad RAM is in addition to the external memory. There are also several Special Function Registers (SFRs) which can be accessed by software. The SFRs can be accessed only by direct addressing, while the on-chip RAM can be accessed by either direct or indirect addressing.




Figure 7-2: W79E8213 RAM and SFR memory map

Since the scratch-pad RAM is only 128 bytes it can be used only when data contents are small. There are several other special purpose areas within the scratch-pad RAM. These are described as following.






Figure 7-3: Scratch pad RAM

7.4.1 Working Registers

There are four sets of working registers, each consisting of eight 8-bit registers. These are termed as Banks 0, 1, 2, and 3. Individual registers within these banks can be directly accessed by separate instructions. These individual registers are named as R0, R1, R2, R3, R4, R5, R6 and R7. However, at one time the W79E8213 series can work with only one particular bank. The bank selection is done by setting RS1-RS0 bits in the PSW. The R0 and R1 registers are used to store the address for indirect accessing.

nuvoton

7.4.2 Bit addressable Locations

The Scratch-pad RAM area from location 20h to 2Fh is byte as well as bit addressable. This means that a bit in this area can be individually addressed. In addition some of the SFRs are also bit addressable. The instruction decoder is able to distinguish a bit access from a byte access by the type of the instruction itself. In the SFR area, any existing SFR whose address ends in a 0 or 8 is bit addressable.

7.4.3 Stack

The scratch-pad RAM can be used for the stack. This area is selected by the Stack Pointer (SP), which stores the address of the top of the stack. Whenever a jump, call or interrupt is invoked the return address is placed on the stack. There is no restriction as to where the stack can begin in the RAM. By default however, the Stack Pointer contains 07h at reset. The user can then change this to any value desired. The SP will point to the last used value. Therefore, the SP will be incremented and then address saved onto the stack. Conversely, while popping from the stack the contents will be read first, and then the SP is decreased.

nuvoTon

8. SPECIAL FUNCTION REGISTERS

The W79E8213 series uses Special Function Registers (SFRs) to control and monitor peripherals and their Modes. The SFRs reside in the register locations 80-FFh and are accessed by direct addressing only. Some of the SFRs are bit addressable. This is very useful in cases where users wish to modify a particular bit without changing the others. The SFRs that are bit addressable are those whose addresses end in 0 or 8. The W79E8213 series contain all the SFRs present in the standard 8052. However some additional SFRs are added. In some cases the unused bits in the original 8052, have been given new functions. The list of the SFRs is as following.

		1				Y/11/2		
F8	IP1	BUZCON					0	
F0	В					E.	PADIDS	IP1H
E8	EIE						300	1
E0	ACC	ADCCON	ADCH	ADCCON1			60	0
D8	WDCON	PWMPL	PWM0L	PWM1L	PWMCON1	PWM2L	PWM3L	PWMCON2
D0	PSW	PWMPH	PWM0H	PWM1H		PWM2H	PWM3H	PWMCON3
C8							NVMCON	NVMDATA
C0							NVMADDRL	TA
B8	IP0							
В0		P0M1	P0M2	P1M1	P1M2	P2M1	P2M2	IP0H
A8	ΙE							
A0	P2		AUXR1	EDIC				
98								
90	P1							
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	
80	P0	SP	DPL	DPH				PCON

Table 8-1: Special Function Register Location Table

Note: 1. The SFRs in the column with dark borders are bit-addressable

2. The table is condensed with eight locations per row. Empty locations indicate that these are no registers at these addresses. When a bit or register is not implemented, it will read high.

nuvoTon

SYMBOL	DEFINITION	ADD RESS	MSB LSB		4	BIT_A	DDRESS,	SYMBOL			RESET
BUZCON	Square wave control register	F9H	-	-	BUZDIV. 5	BUZDIV. 4	BUZDIV.	BUZDIV. 2	BUZDIV. 1	BUZDIV. 0	xx00 0000B
IP1	Interrupt priority 1	F8H	(FF) PED	(FE) PPWM	(FD) PBK	(FC) PWDI	(FB) -	(FA) -	(F9) -	(F8) -	0000xxxxB
IP1H	Interrupt high priority 1	F7H	PEDH	PPWMH	PBKH	PWDIH	- 20	1	-	-	0000xxxxB
PADIDS	Port ADC digital input disable	F6H				16		K.x			00000000B
В	B register	F0H	(F7)	(F6)	(F5)	(F4)	(F3)	(F2)	(F1)	(F0)	0000000B
EIE	Interrupt enable 1	E8H	(EF) EED	(EE) EPWMU F	(ED) EPWM	(EC) EWDI	(EB) -	(EA) -	(E9) -	(E8) -	0000xxxxB
ADCCON1	ADC control register 1	ЕЗН	ADCLK. 1	ADCLK. 0	-	-	-	AADR2	5	Co.	10xxx0xxB
ADCH	ADC converter result high register	E2H	ADC.9	ADC.8	ADC.7	ADC.6	ADC.5	ADC.4	ADC.3	ADC.2	00000000B
ADCCON	ADC control register	E1H	ADC.1	ADC.0	ADCEX	ADCI	ADCS	RCCLK	AADR1	AADR0	00000000B
ACC	Accumulator	E0H	(E7)	(E6)	(E5)	(E4)	(E3)	(E2)	(E1)	(E0)	00000000B
PWMCON2	PWM control register 2	DFH	BKCH	BKPS	BPEN	BKEN	PWM3B	PWM2B	PWM1B	PWM0B	00000000B
PWM3L	PWM 3 low bits register	DEH	PWM3.7	PWM3.6	PWM3.5	PWM3.4	PWM3.3	PWM3.2	PWM3.1	PWM3.0	0000000B
PWM2L	PWM 2 low bits register	DDH	PWM2.7	PWM2.6	PWM2.5	PWM2.4	PWM2.3	PWM2.2	PWM2.1	PWM2.0	0000000B
PWMCON1	PWM control register 1	DCH	PWMRU N	load	PWMF	CLRPW M	PWM3I	PWM2I	PWM1I	PWM0I	00000000B
PWM1L	PWM 1 low bits register	DBH	PWM1.7	PWM1.6	PWM1.5	PWM1.4	PWM1.3	PWM1.2	PWM1.1	PWM1.0	0000000B
PWM0L	PWM 0 low bits register	DAH	PWM0.7	PWM0.6	PWM0.5	PWM0.4	PWM0.3	PWM0.2	PWM0.1	PWM0.0	0000000B
PWMPL	PWM counter low register	D9H	PWMP0. 7	PWMP0.	PWMP0. 5	PWMP0.	PWMP0.	PWMP0.	PWMP0.	PWMP0.	0000000B
WDCON	Watch-Dog control	D8H	(DF) WDRUN	(DE) -	(DD) WD1	(DC) WD0	(DB) WDIF	(DA) WTRF	(D9) EWRST	(D8) WDCLR	External reset: 0x00 0000B Watchdog reset: 0x00 0100B Power on reset 0x000000B
PWMCON3	PWM control register 3	D7H	-	-	-	-	FP1	FP0	-	BKF	xxxx00x0B
PWM3H	PWM 3 high bits register	D6H	-	-	-	-	-	-	PWM3.9	PWM3.8	xxxxxx00B
PWM2H	PWM 2 high bits register	D5H	-	-	-	-	-	-	PWM2.9	PWM2.8	xxxxxx00B
PWM1H	PWM 1 high bits register	D3H	-	-	-	-	-	-	PWM1.9	PWM1.8	xxxxxx00B
PWM0H	PWM 0 high bits register	D2H	-	-	-	-	-	-	PWM0.9		xxxxxx00B
PWMPH	PWM counter high register	D1H	-	-	-	-	-	-	PWMP0.	PWMP0.	00000000B
PSW	Program status word	D0H	(D7) CY	(D6) AC	(D5) F0	(D4) RS1	(D3) RS0	(D2) OV	(D1) F1	(D0) P	00000000B
NVMDATA	NVM Data	CFH									0000000B
NVMCON	NVM Control	CEH	EER	EWR	-	-	-	-	-	-	00xxxxxxB
TA	Timed Access Protection	C7H	TA.7	TA.6	TA.5	TA.4	TA.3	TA.2	TA.1	TA.0	11111111B
NVMADDRL	NVM low byte address	C6H	-	NVMAD DR.6	NVMAD DR.5	NVMAD DR.4	NVMAD DR.3	NVMAD DR.2	NVMAD DR.1	NVMAD DR.0	00000000B
IP0	Interrupt priority	В8Н	(BF) -	(BE) PADC	(BD) PBO	(BC) -	(BB) PT1	(BA) PX1	(B9) PT0	(B8) PX0	x00x0000B

nuvoTon

Continued

SYMBOL	DEFINITION	ADD RESS	MSB LSB		7	BIT_AI	DDRESS, S	SYMBOL			RESET
IP0H	Interrupt high priority	В7Н	-	PADCH	РВОН	2 1	PT1H	PX1H	PT0H	PX0H	x00x0000B
P2M2	Port 2 output mode 2	В6Н	-	-	41%	- 70	-	-	P2M2.1	P2M2.0	xxxxxx 00B
P2M1	Port 2 output mode 1	В5Н	P2S	P1S	P0S	ENCLK	T10E	T0OE	P2M2.1	P2M2.0	00000000B
P1M2	Port 1 output mode 2	В4Н	P1M2.7	P1M2.6	- "	P1M2.4	P1M2.3	P1M2.2	P1M2.1	P1M2.0	00x00000B
P1M1	Port 1 output mode 1	взн	P1M1.7	P1M1.6	-	P1M1.4	P1M1.3	P1M1.2	P1M1.1	P1M1.0	00x00000B
P0M2	Port 0 output mode 2	В2Н	P0M2.7	P0M2.6	P0M2.5	P0M2.4	P0M2.3	P0M2.2	P0M2.1	P0M2.0	00000000B
P0M1	Port 0 output mode 1	В1Н	P0M1.7	P0M1.6	P0M1.5	P0M1.4	P0M1.3	P0M1.2	P0M1.1	P0M1.0	00000000B
IE	Interrupt enable	A8H	(AF) EA	(AE) EADC	(AD) EBO	(AC) -	(AB) ET1	(AA) EX1	(A9) ET0	(A8) EX0	000x0000B
EDIC	Edge detect control register	АЗН	EDFLT.1	EDFLT.0	ED2TRG	ED2EN	ED1TRG	ED1EN	ED0TRG	ED0EN	00000000B
AUXR1	AUX function register	A2H	EDF	BOD	BOI	LPBOV	SRST	ADCEN	BUZE	-	000X000xB
P2	Port 2	АОН	(A7) -	(A6) -	(A5) -	(A4) -	(A3)	(A2)	(A1) P2.1 XTAL1	(A0) P2.0 XTAL2 CLKOUT	xxxxxxxxB
P1	Port 1	90H	(97) P1.7 PWM2	(96) P1.6 PWM1	(95) P1.5 /RST	(94) P1.4 /INT1 STADC	(93) P1.3 /INT0	(92) P1.2 ED2 T0	(91) P1.1 ED1	(90) P1.0 ED0 BUZ	11111111B
CKCON	Clock control	8EH	-	-	-	T1M	TOM	-	-	-	xxx00xxxB
TH1	Timer high 1	8DH									00000000B
TH0	Timer high 0	8CH									00000000B
TL1	Timer low 1	8BH									00000000B
TL0	Timer low 0	8AH									00000000B
TMOD	Timer mode	89H	GATE	C/T	M1	M0	GATE	C/T	M1	M0	00000000B
TCON	Timer control	88H	(8F) TF1	(8E) TR1	(8D) TF0	(8C) TR0	(8B) IE1	(8A) IT1	(89) IE0	(88) IT0	00000000B
PCON	Power control	87H	-	-	BOF	POR	GF1	GF0	PD	IDL	xxxx0000B
DPH	Data pointer high	83H									00000000B
DPL	Data pointer low	82H									00000000B
SP	Stack pointer	81H									00000111B
P0	Port 0	80H	(87) P0.7 AD7 T1	(86) P0.6 AD3	(85) P0.5 AD2	(84) P0.4 AD1	(83) P0.3 AD0	(82) P0.2 AD4 BRAKE	(81) P0.1 AD5 PWM0	(80) P0.0 AD6 PWM3	11111111B

Table 8-2: Special Function Registers

nuvoTon

PORT 0

Bit:	7	6	5	4	3	2	1	0
	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0

Mnemonic: P0 Address: 80h

P0.7-0: General purpose Input/Output port. Most instructions will read the port pins in case of a port read access, however in case of read-modify-write instructions, the port latch is read. These alternate functions are described below:

BIT	NAME	FUNCTION
7	P0.7	AD7 pin or Timer 1 pin by alternative.
6	P0.6	AD3 pin by alternative.
5	P0.5	AD2 pin by alternative.
4	P0.4	AD1 pin by alternative.
3	P0.3	AD0 pin by alternative.
2	P0.2	AD4 pin or BRAKE pin by alternative.
1	P0.1	AD5 pin or PWM0 pin by alternative.
0	P0.0	AD6 pin or PWM3 pin by alternative.

Note: During power-on-reset, the port pins are tri-stated. After power-on-reset, the value of the port is set by CONFIG0.PRHI bit. The default setting for CONFIG0.PRHI =1 which the alternative function output is turned on upon reset. If CONFIG0.PRHI is set to 0, the user has to write a 1 to port SFR to turn on the alternative function output.

STACK POINTER

Bit:	7	6	5	4	3	2	1	0
	SP.7	SP.6	SP.5	SP.4	SP.3	SP.2	SP.1	SP.0

Mnemonic: SP Address: 81h

BIT	NAME	FUNCTION
7-0	SP.[7:0]	The Stack Pointer stores the Scratch-pad RAM address where the stack begins. In other words it always points to the top of the stack.

DATA POINTER LOW

Bit:	7	6	5	4	3	2	1	0
200	DPL.7	DPL.6	DPL.5	DPL.4	DPL.3	DPL.2	DPL.1	DPL.0

Mnemonic: DPL Address: 82h

BIT	NAME	FUNCTION
7-0	DPL.[7:0]	This is the low byte of the standard 8052 16-bit data pointer.

nuvoTon

DATA POINTER HIGH

Bit:	7	6	5	4	3	2	1	0
	DPH.7	DPH.6	DPH.5	DPH.4	DPH.3	DPH.2	DPH.1	DPH.0

Mnemonic: DPH Address: 83h

BIT	NAME	FUNCTION
7.0	DPH.[7:0]	This is the high byte of the standard 8052 16-bit data pointer.
7-0	DF11.[7.0]	This is the high byte of the DPTR 16-bit data pointer.

POWER CONTROL

Bit:	7	6	5	4	3	2	75 Y (Cs.	0
	-	-	BOF	POR	GF1	GF0	PD	IDL

Mnemonic: PCON Address: 87h

BIT	NAME	FUNCTION
7	-	Reserved.
6	-	Reserved.
5	BOF	Cleared by software. Set automatically when a brownout reset or interrupt has occurred. Also set at power on.
4	POR	O: Cleared by software. 1: Set automatically when a power-on reset has occurred.
3	GF1	General purpose user flags.
2	GF0	General purpose user flags.
1	PD	1: The CPU goes into the POWER DOWN mode. In this mode, all the clocks are stopped and program execution is frozen.
0	IDL	1: The CPU goes into the IDLE mode. In this mode, the clocks CPU clock stopped, so program execution is frozen. But the clock to the serial, timer and interrupt blocks is not stopped, and these blocks continue operating.

TIMER CONTROL

Bit: 7		6	5	4	3	2	1	0
3	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0

Mnemonic: TCON Address: 88h

nuvoTon

BIT	NAME	FUNCTION
7	TF1	Timer 1 Overflow Flag. This bit is set when Timer 1 overflows. It is cleared automatically when the program does a timer 1 interrupt service routine. Software can also set or clear this bit.
6	TR1	Timer 1 Run Control. This bit is set or cleared by software to turn timer/counter on or off.
5	TF0	Timer 0 Overflow Flag. This bit is set when Timer 0 overflows. It is cleared automatically when the program does a timer 0 interrupt service routine. Software can also set or clear this bit.
4	TR0	Timer 0 Run Control. This bit is set or cleared by software to turn timer/counter on or off.
		Interrupt 1 Edge Detect Flag: Set by hardware when an edge/level is detected on
3	IE1	INT1. This bit is cleared by hardware when the service routine is vectored to only if the interrupt was edge triggered. Otherwise it follows the inverse of the pin.
2	IT1	Interrupt 1 Type Control. Set/cleared by software to specify falling edge/ low level triggered external inputs.
		Interrupt 0 Edge Detect Flag. Set by hardware when an edge/level is detected on
1	IE0	INTO. This bit is cleared by hardware when the service routine is vectored to only if the interrupt was edge triggered. Otherwise it follows the inverse of the pin.
0	IT0	Interrupt 0 Type Control: Set/cleared by software to specify falling edge/ low level triggered external inputs.

TIMER MODE CONTROL

Bit:	7	6	5	4	3	2	1	0
	GATE	C/T	M1	M0	GATE	C/T	M1	M0
	TIMER1				TIMER0			

Mnemonic: TMOD Address: 89h

BIT	NAME	FUNCTION
		Gating control: When this bit is set, Timer/counter 1 is enabled only while the $\overline{\text{INT1}}$
7	GATE	pin is high and the TR1 control bit is set. When cleared, the INT1 pin has no effect, and Timer 1 is enabled whenever TR1 control bit is set.
6	C/T	Timer or Counter Select: When clear, Timer 1 is incremented by the internal clock.
	O / 1	When set, the timer counts falling edges on the T1 pin.
5	M1	Timer 1 mode select bit 1. See table below.
4	M0	Timer 1 mode select bit 0. See table below.
1	3 4	Gating control: When this bit is set, Timer/counter 0 is enabled only while the INTO
3	GATE	pin is high and the TR0 control bit is set. When cleared, the INTO pin has no effect,
	0	and Timer 0 is enabled whenever TR0 control bit is set.
2	C/T	Timer or Counter Select: When clear, Timer 0 is incremented by the internal clock.
	U/ I	When set, the timer counts falling edges on the T0 pin.
1	M1	Timer 0 mode select bit 1. See table below.
0	M0	Timer 0 mode select bit 0. See table below.

M1, M0: Mode Select bits:

M1	MO	MODE
0	0	Mode 0: 13-bits timer/counter; THx 8 bits and TLx 5 bits which serve as pre-scalar.



0	1	Mode 1: 16-b	e 1: 16-bit timer/counter, no pre-scale.							
1	0	Mode 2: 8-bit	2: 8-bit timer/counter with auto-reload from THx.							
1	1	cont	3: (Timer 0) TL0 is an 8-bit timer/counter controlled by the standard Timer0 control bits. TH0 is an 8-bit timer only controlled by Timer1 control bits. (Timer 1) Timer/Counter 1 is stopped.							
TIMEF	R 0 LSB									
Bit:	7	6	5	4	3	2	101	0		
	TL0.7	TL0.6	TL0.5	TL0.4	TL0.3	TL0.2	TL0.1	TL0.0		
Mnem	onic: TL)				, (C)	30	Address: 8Al		
BIT	NAME	<u> </u>			FUNCTIO	N	W.	2h_		
7-0	TL0.[7:0] Timer 0 LSB.							6		
TIMEF	R 1 LSB						No.	5		
Bit:	7	6	5	4	3	2	1	0		
	TL1.7	TL1.6	TL1.5	TL1.4	TL1.3	TL1.2	TL1.1	TL1.0		
Mnem	onic: TL	1						Address: 8B		
BIT	NAME	<u> </u>			FUNCTIO	N				
7-0	TL1.[7:	0] Timer 1 I	_SB.							
TIMEF	R 0 MSB									
Bit:	7	6	5	4	3	2	1	0		
DIL.					T 110.0	TI 10 0	TH0.1	TH0.0		
DIL.	TH0.7	TH0.6	TH0.5	TH0.4	TH0.3	TH0.2	1 110.1	1110.0		
	TH0.7		TH0.5	TH0.4	1H0.3	1H0.2				
		0	TH0.5	TH0.4	FUNCTIO			Address: 8C		

TIN	IER	1 N	ISB
-----	------------	-----	------------

Bit:	7	6	5	4	3	2	1	0
	TH1.7	TH1.6	TH1.5	TH1.4	TH1.3	TH1.2	TH1.1	TH1.0

Mnemonic: TH1 Address: 8Dh

BIT	NAME	FUNCTION
7-0	TH1.[7:0]	Timer 1 MSB.
<u> </u>	0	20
		-20-

nuvoton

\sim 1	OCI	/ C	ON:	TD	\sim 1
LL	.UCI	`	ON.	יח ו	IJL

Bit:	7	6	5	4	3	2	1	0
	-		-	T1M	MOT	c.	-	-

Mnemonic: CKCON Address: 8Eh

BIT	NAME	FUNCTION
7-5	-	Reserved.
4	T1M	Timer 1 clock select: 0: Timer 1 uses a divide by 12 clocks. 1: Timer 1 uses a divide by 4 clocks.
3	ТОМ	Timer 0 clock select: 0: Timer 0 uses a divide by 12 clocks. 1: Timer 0 uses a divide by 4 clocks.
2-0	-	Reserved.

PORT 1

Bit:	7	6	5	4	3	2	1	0
	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0

Mnemonic: P1 Address: 90h

P1.7-0: General purpose Input/Output port. Most instructions will read the port pins in case of a port read access, however in case of read-modify-write instructions, the port latch is read. These alternate functions are described below:

BIT	NAME	FUNCTION				
7	P1.7	PWM2 pin by alternative.				
6	P1.6	WM1 pin by alternative.				
5	P1.5	RST pin or input pin by alternative.				
4	P1.4	STADC pin or /INT1 interrupt pin by alternative.				
3	P1.3	INT0 interrupt pin by alternative.				
2	P1.2	Timer 0 pin or ED2 pin by alternative.				
017	P1.1	ED1 pin by alternative.				
0	P1.0	BUZ pin or ED0 pin by alternative.				

Note: During power-on-reset, the port pins are tri-stated. After power-on-reset, the value of the port is set by CONFIG0.PRHI bit. The default setting for CONFIG0.PRHI =1 which the alternative function output is turned on upon reset. If CONFIG0.PRHI is set to 0, the user has to write a 1 to port SFR to turn on the alternative function output.

PORT 2

Bit:	7	55	6	5	4	3	2	1	0
	-	100	20	0)-	-	-	-	P2.1	P2.0

Mnemonic: P2 Address: A0h

BIT	NAME	FUNCTION
7-2	-	Reserved.

nuvoTon

1	P2.1	XTAL1 clock input pin.
0	P2.0	XTAL2 or CLKOUT pin by alternative.

Note: During power-on-reset, the port pins are tri-stated. After power-on-reset, the value of the port is set by CONFIG0.PRHI bit. The default setting for CONFIG0.PRHI =1 which the alternative function output is turned on upon reset. If CONFIG0.PRHI is set to 0, the user has to write a 1 to port SFR to turn on the alternative function output.

AUX FUNCTION REGISTER 1

Bit:	7	6	5	4	3	2	1	0
	EDF	BOD	BOI	LPBOV	SRST	ADCEN	BUZE	-

Mnemonic: AUXR1 Address: A2h

IVIIICIII	OHIC. AUANT	Audiess. Azii
BIT	NAME	FUNCTION
7	EDF	Edge detect Interrupt Flag: 1: When any pin of port 1.0-1.2 that is enabled for the Edge Detect Interrupt function trigger (falling/rising edge trigger configurable). Must be cleared by software.
6	BOD	Brown Out Disable: 0: Enable Brownout Detect function. 1: Disable Brownout Detect function and save power.
5	BOI	Brown Out Interrupt: 0: Disable Brownout Detect Interrupt function and it will cause chip reset when BOF is set. 1: This prevents Brownout Detection from causing a chip reset and allows the Brownout Detect function to be used as an interrupt.
4	LPBOV	 Low Power Brown Out Detect control: 0: When BOD is enable, the Brown Out detect is always turned on by normal run or Power-down mode. 1: When BOD is enable, the Brown Out detect circuit is turned on by Power-down mode. This control can help save 15/16 of the Brownout circuit power. When uC is in Power-down mode, the BOD will enable internal RC OSC (600KHz+/- 50%)
3	SRST	Software reset: 1: reset the chip as if a hardware reset occurred.
2	ADCEN	0: Disable ADC circuit. 1: Enable ADC circuit.
7	BUZE	Square-wave enable bit: 0: Disable square wave output. 1: The square wave is output to the BUZ (P1.0) pin.
0	- W	Reserved.

EDGE DETECT CONTROL REGISTER

Bit:	7	6	5	4	3	2	1	0
	EDFILT.1	EDFILT.0	ED2TRG	ED2EN	ED1TRG	ED1EN	ED0TRG	ED0EN

Mnemonic: EDIC Address: A3h



BIT	NAME	FUNCTION
7-6		Edge detect filter type bits: 00 - Filter clock = Fosc. 01 - Filter clock = Fosc/2. 10 - Filter clock = Fosc/4. 11 - Filter clock = Fosc/8.
5	ED2TRG	Edge detect 2 (ED2) trigger type bit: 0 – Falling edge on ED2 pin will cause EDF to be set (if ED2EN is enabled). 1 – Either falling or rising edge on ED2 pin will cause EDF to be set (if ED2EN is enabled).
4	ED2EN	Edge detect 2 (ED2) enable bit: 0 – Disabled. 1 – Enable ED2 (P1.2 pin) as a cause of an edge detect interrupt.
3	ED1TRG	Edge detect 1 (ED1) trigger type bit: 0 - Falling edge on ED1 pin will cause EDF to be set (if ED1EN is enabled). 1 - Either falling or rising edge on ED1 pin will cause EDF to be set (if ED1EN is enabled).
2	ED1EN	Edge detect 1 (ED1) enable bit: 0 – Disabled. 1 – Enable ED1 (P1.1 pin) as a cause of an edge detect interrupt.
1	ED0TRG	Edge detect 0 (ED0) trigger type bit: 0 - Falling edge on ED0 pin will cause EDF to be set (if ED0EN is enabled). 1 - Either falling or rising edge on ED0 pin will cause EDF to be set (if ED0EN is enabled).
0	ED0EN	Edge detect 0 (ED0) enable bit: 0 – Disabled. 1 – Enable ED0 (P1.0 pin) as a cause of an edge detect interrupt.

INTERRUPT ENABLE

Bit:	7	6	5	4	3	2	1	0
Y	EA	EADC	EBO	-	ET1	EX1	ET0	EX0

Mnemonic: IE Address: A8h



BIT	NAME				FUNCTIO	N			
7	EA	Global en	able. Enable	e/Disable all	l interrupts.				
6	EADC	Enable ADC interrupt.							
5	EBO	Enable Br	own Out into	errupt.		y			
4	-	Reserved			(2)	701			
3	ET1	Enable Ti	mer 1 interru	ıpt.	- 10	0 7			
2	EX1	Enable ex	ternal interr	upt 1.		1000	721		
1	ET0	Enable Ti	mer 0 interru	ıpt.		~(n)	0		
0	EX0	Enable ex	ternal interr	upt 0.		Q	0-40		
PORT 0 OUTPUT MODE 1									
Bit:	7	6	5	4	3	2	1490	0	
	P0M1.7	P0M1.6	P0M1.5	P0M1.4	P0M1.3	P0M1.2	P0M1.1	P0M1.0	
Mnem	nonic: P0M1		•	•	•		Д	ddress: B1h	
BIT	NAME				FUNCTIO	N		(15/1)	
7-0	P0M1.[7:0]	To contro	I the output	configuration	on of P0 bits	[7:0]		420	
PORT	0 OUTPUT I	MODE 2						0	
Bit:	7	6	5	4	3	2	1	0	
Dit.	P0M2.7	P0M2.6	P0M2.5	P0M2.4	P0M2.3	P0M2.2	P0M2.1	P0M2.0	
Mnem	nonic: P0M2							ddress: B2h	
BIT	NAME				FUNCTIO	N			
7-0	P0M2.[7:0]	To contro	I the output	configuration					
	P0M2.[7:0] To control the output configuration of P0 bits [7:0] RT 1 OUTPUT MODE 1								
Bit:	7	MODE I	E	4	3	2	1	0	
DIL.	P1M1.7	P1M1.6	5	P1M1.4	P1M1.3	P1M1.2	P1M1.1	P1M1.0	
Maam	nonic: P1M1	T TIVIT.O	_	1 11011.4	1 11011.5	1 11011.2		ddress: B3h	
		1			FUNCTIO	N	<i>P</i>	duless. Doll	
BIT	NAME D1M1 [7:0]	To contro	1 46 0 0 140 14		FUNCTIO				
7-0	P1M1.[7:0]	To contro	I the output	configuration	on of PT bits	[7:0]			
PORT	1 OUTPUT	MODE 2							
Bit:	7	6	5	4	3	2	1	0	
	P1M2.7	P1M2.6	-	P1M2.4	P1M2.3	P1M2.2	P1M2.1	P1M2.0	
Mnem	nonic: P1M2	10h					Δ	ddress: B4h	
BIT	NAME	07	3		FUNCTIO	N			
7-0	P1M2.[7:0]	To control the output configuration of P1 bits [7:0]							
<u> </u>	1 11012.[7.0]	100 / 11							
PORT	<u> </u>	V(C)	16						
PORT	2 OUTPUT 1	V(C)	5	4	3	2	1	0	

nuvoTon

|--|

Mnemonic: P2M1 Address: B5h

BIT	NAME	FUNCTION			
7	P2S	0: Disable Schmitt trigger inputs on port 2 and enable TTL inputs on port 2.1: Enables Schmitt trigger inputs on Port 2.			
6	P1S	Disable Schmitt trigger inputs on port 1 and enable TTL inputs on port 1. Enables Schmitt trigger inputs on Port 1.			
5	P0S	0: Disable Schmitt trigger inputs on port 0 and enable TTL inputs on port 0 1: Enables Schmitt trigger inputs on Port 0.			
4	ENCLK	1: Enabled clock output to XTAL2 pin (P2.0).			
3	T1OE	1: The P0.7 pin is toggled whenever Timer 1 overflows. The output frequency is therefore one half of the Timer 1 overflow rate.			
2	T0OE	1: The P1.2 pin is toggled whenever Timer 0 overflows. The output frequency is therefore one half of the Timer 0 overflow rate.			
1	P2M1.1	To control the output configuration of P2.1.			
0	P2M1.0	To control the output configuration of P2.0.			

PORT 2 OUTPUT MODE 2

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	P2M2.1	P2M2.0

Mnemonic: P2M2 Address: B6h

BIT	NAME	FUNCTION
7-2	-	Reserved.
1-0	P2M2.[1:0]	To control the output configuration of P2 bits [1:0]

Port Output Configuration Settings:

PXM1.Y (SEE NOTE)	PXM2.Y	PORT INPUT/OUTPUT MODE
0	0	Quasi-bidirectional
0	1	Push-Pull
4	0	Input Only (High Impedance) P2M1.PxS=0, TTL input P2M1.PxS=1, Schmitt input
1	, YOU	Open Drain