

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







Esses winbond sesses

W83977ATF
W83977ATG
WINBOND I/O



W83977ATF Data Sheet Revision History

					<u> </u>
	PAGES	DATES	VERSION	VERSION ON WEB	MAIN CONTENTS
1	n.a.	08/25/97	0.50		First published.
2	53,54,58,63,64,65 , 69,138.1,139	11/17/97	0.51		Register correction
3	1,2,3,20,45,53,63, 65,99,103,150	04/01/98	0.52	A1	Typo correction and data calibrated
4	112	05/14/98	0.53	A2	spec. revision; configuration register programming method.
5	192	09/22/98	0.54	АЗ	Modify ordering information and top marking.
6	n.a.	05/02/06	0.6		Add lead-free package version
7					
8					
9					
10					

- I -

Esses winbond sesses

Table of Contents-

1.	GEN	IERAL DESCRIPTION						
2.	FEA1	TURES.		2				
3.	PIN (CONFIGURATION						
4.	PIN [DESCR	IPTION	6				
	4.1	Host I	nterface	6				
	4.2		ral Purpose I/O Port					
	4.3		Port Interface					
	4.4		ed Interface					
	4.5		Mode Parallel Port					
	4.6		nterface					
	4.7		nterface					
	4.8		ER PINS					
_	4.9		Interface					
5.			FIONAL DESCRIPTION					
	5.1		77ATF/ATG FDC					
		5.1.1 5.1.2	AT interface					
		5.1.2	FIFO (Data) Data Separator					
		5.1.4	Write Precompensation					
		5.1.5	Perpendicular Recording Mode					
		5.1.6	FDC Core					
		5.1.7	FDC Commands	20				
	5.2	Regist	ter Descriptions	29				
		5.2.1	Status Register A (SA Register) (Read base address + 0)					
		5.2.2	Status Register B (SB Register) (Read base address + 1)	31				
		5.2.3	Digital Output Register (DO Register) (Write base address + 2)					
		5.2.4	Tape Drive Register (TD Register) (Read base address + 3)					
		5.2.5	Main Status Register (MS Register) (Read base address + 4)					
		5.2.6	Data Rate Register (DR Register) (Write base address + 4)					
		5.2.7	FIFO Register (R/W base address + 5)					
		5.2.8	Digital Input Register (DI Register) (Read base address + 7)					
_		5.2.9	Configuration Control Register (CC Register) (Write base address + 7)					
6.			Γ					
	6.1		rsal Asynchronous Receiver/Transmitter (UART A, UART B)					
	6.2	•	ter Address					
		6.2.1	UART Control Register (UCR) (Read/Write)					
		6.2.2	UART Status Register (USR) (Read/Write)					
		6.2.3 6.2.4	Handshake Control Register (HCR) (Read/Write)					
		6.2.5	UART FIFO Control Register (UFR) (Write only)					
		0.2.0	57 start in 5 Control Register (Or try (**file Only)	-				

		6.2.6	Interrupt Status Register (ISR) (Read only)	
		6.2.7	Interrupt Control Register (ICR) (Read/Write)	
		6.2.8	Programmable Baud Generator (BLL/BHL) (Read/Write)	48
		6.2.9	User-defined Register (UDR) (Read/Write)	49
7.	INFR	RARED ((IR) PORT	50
	7.1	IR Reg	gister Description	50
	7.2	Set0-L	egacy/Advanced IR Control and Status Registers	51
		7.2.1	Set0.Reg0 - Receiver/Transmitter Buffer Registers (RBR/TBR) (Read/Write)	
		7.2.2	Set0.Reg1 - Interrupt Control Register (ICR)	
		7.2.3	Set0.Reg2 - Interrupt Status Register/IR FIFO Control Register (ISR/UFR)	53
		7.2.4	Set0.Reg3 - IR Control Register/Set Select Register (UCR/SSR):	57
		7.2.5	Set0.Reg4 - Handshake Control Register (HCR)	57
		7.2.6	Set0.Reg5 - IR Status Register (USR)	59
		7.2.7	Set0.Reg6 - Reserved	60
		7.2.8	Set0.Reg7 - User Defined Register (UDR/AUDR)	60
	7.3	Set1 -	Legacy Baud Rate Divisor Register	61
		7.3.1	Set1.Reg0~1 - Baud Rate Divisor Latch (BLL/BHL)	61
		7.3.2	Set1.Reg 2~7	61
	7.4	Set2 -	Interrupt Status or IR FIFO Control Register (ISR/UFR)	62
		7.4.1	Reg0, 1 - Advanced Baud Rate Divisor Latch (ABLL/ABHL)	62
		7.4.2	Reg2 - Advanced IR Control Register 1 (ADCR1)	62
		7.4.3	Reg3 - Sets Select Register (SSR)	63
		7.4.4	Reg4 - Advanced IR Control Register 2 (ADCR2)	64
		7.4.5	Reg6 - Transmitter FIFO Depth (TXFDTH) (Read Only)	65
		7.4.6	Reg7 - Receiver FIFO Depth (RXFDTH) (Read Only)	66
	7.5	Set3 -	Version ID and Mapped Control Registers	66
		7.5.1	Reg0 - Advanced IR ID (AUID)	66
		7.5.2	Reg1 - Mapped IR Control Register (MP_UCR)	66
		7.5.3	Reg2 - Mapped IR FIFO Control Register (MP_UFR)	67
		7.5.4	Reg3 - Sets Select Register (SSR)	67
	7.6	Set4 -	TX/RX/Timer counter registers and IR control registers	67
		7.6.1	Set4.Reg0, 1 - Timer Value Register (TMRL/TMRH)	67
		7.6.2	Set4.Reg2 - Infrared Mode Select (IR_MSL)	67
		7.6.3	Set4.Reg3 - Set Select Register (SSR)	68
		7.6.4	Set4.Reg4, 5 - Transmitter Frame Length (TFRLL/TFRLH)	68
		7.6.5	Set4.Reg6, 7 - Receiver Frame Length (RFRLL/RFRLH)	69
	7.7	Set 5	- Flow control and IR control and Frame Status FIFO registers	69
		7.7.1	Set5.Reg0, 1 - Flow Control Baud Rate Divisor Latch Register (FCDLL/ FCDHL)	69
		7.7.2	Set5.Reg2 - Flow Control Mode Operation (FC_MD)	69
		7.7.3	Set5.Reg3 - Sets Select Register (SSR)	70
		7.7.4	Set5.Reg4 - Infrared Configure Register 1 (IRCFG1)	70

massas winbond sassas

7.7.5 Set5.Reg5 - Frame Status FIFO Register (FS_FO)71

WIN	nnn	
	o o i i	

		7.7.6 (LST	Set5.Reg6, 7 - Receiver Frame Length FIFO (RFLFL/RFLFH) or Lost Fr. NU)	
	7.8	_	IR Physical Layer Control Registers	
		7.8.1	Set6.Reg0 - Infrared Configure Register 2 (IR_CFG2)	
		7.8.2	Set6.Reg1 - MIR (1.152M/0.576M bps) Pulse Width	
		7.8.3	Set6.Reg2 - SIR Pulse Width	
		7.8.4	Set6.Reg3 - Set Select Register	74
		7.8.5	Set6.Reg4 - High Speed Infrared Beginning Flag Number (HIR_FNU)	
	7.9	Set7 -	Remote control and IR module selection registers	75
		7.9.1	4.9.1 Set7.Reg0 - Remote Infrared Receiver Control (RIR_RXC)	
		7.9.2	Set7.Reg1 - Remote Infrared Transmitter Control (RIR_TXC)	
		7.9.3	Set7.Reg2 - Remote Infrared Config Register (RIR_CFG)	
		7.9.4	Set7.Reg3 - Sets Select Register (SSR)	
		7.9.5	Set7.Reg4 - Infrared Module (Front End) Select 1 (IRM_SL1)	80
		7.9.6	Set7.Reg5 - Infrared Module (Front End) Select 2 (IRM_SL2)	80
		7.9.7	Set7.Reg6 - Infrared Module (Front End) Select 3 (IRM_SL3)	
		7.9.8	Set7.Reg7 - Infrared Module Control Register (IRM_CR)	81
8.	PAR	ALLEL F	PORT	83
	8.1		r Interface Logic	
	8.2		nced Parallel Port (EPP)	
	0.2	8.2.1	Data Swapper	
		8.2.2	Printer Status Buffer	
		8.2.3	Printer Control Latch and Printer Control Swapper	
		8.2.4	EPP Address Port	
		8.2.5	EPP Data Port 0-3	
		8.2.6	Bit Map of Parallel Port and EPP Registers	
		8.2.7	EPP Pin Descriptions	
		8.2.8	EPP Operation	
	8.3		ded Capabilities Parallel (ECP) Port	
	0.0	8.3.1	ECP Register and Mode Definitions	
		8.3.2	Data and ecpAFifo Port	
		8.3.3	Device Status Register (DSR)	
		8.3.4	Device Control Register (DCR)	
		8.3.5	cFifo (Parallel Port Data FIFO) Mode = 010	
		8.3.6	ecpDFifo (ECP Data FIFO) Mode = 011	
		8.3.7	tFifo (Test FIFO Mode) Mode = 110	
		8.3.8	cnfgA (Configuration Register A) Mode = 111	
		8.3.9	cnfgB (Configuration Register B) Mode = 111	
		8.3.10	ecr (Extended Control Register) Mode = all	
		8.3.11	Bit Map of ECP Port Registers	
		8.3.12	ECP Pin Descriptions	
		8.3.13	ECP Operation	
		8.3.14	FIFO Operation	
			DMA Transfers	97

vinbond	

		8.3.16	Programmed I/O (NON-DMA) Mode	97
	8.4	Extens	on FDD Mode (EXTFDD)	97
	8.5	Extens	on 2FDD Mode (EXT2FDD)	97
9.	KEYE	BOARD (CONTROLLER	98
	9.1		Buffer	
	9.2	•	uffer	
	9.3	•	Register	
	9.4		ands	
	9.5		VARE GATEA20/KEYBOARD RESET CONTROL LOGIC	
	3.5	9.5.1	KB Control Register (Logic Device 5, CR-F0)	
		9.5.2	Port 92 Control Register (Default Value = 0x24)	
10	GENI		JRPOSE I/O	
10.	10.1		O functions	
	10.1		te I/O Functions	
	10.2	10.2.1	Interrupt Steering	
		10.2.1	Watch Dog Timer Output	
		10.2.3	Power LED	
		10.2.4	General Purpose Address Decoder	
		10.2.5	General Purpose Write Strobe	
11.	PLUG	AND P	LAY CONFIGURATION	109
	11.1	Compa	tible PnP	109
		11.1.1	Extended Function Registers	
		11.1.2	Extended Functions Enable Registers (EFERs)	110
		11.1.3	Extended Function Index Registers (EFIRs), Extended Function Data Registers (EFDF	ls)110
	11.2	Configu	ıration Sequence	110
12.	ACPI	REGIST	TERS FEATURES	112
	12.1	SMI to	SCI/SCI to SMI and Bus Master	113
	12.2	Power	Management Timer	114
	12.3		egisters (ACPIRs)	
		12.3.1	Power Management 1 Status Register 1 (PM1STS1)	
		12.3.2	Power Management 1 Status Register 2 (PM1STS2)	
		12.3.3	Power Management 1 Enable Register 1(PM1EN1)	117
		12.3.4	Power Management 1 Enable Register 2 (PM1EN2)	117
		12.3.5	Power Management 1 Control Register 1 (PM1CTL1)	118
		12.3.6	Power Management 1 Control Register 2 (PM1CTL2)	
		12.3.7	Power Management 1 Control Register 3 (PM1CTL3)	
		12.3.8	Power Management 1 Control Register 4 (PM1CTL4)	
		12.3.9	Power Management 1 Timer 1 (PM1TMR1)	
			Power Management 1 Timer 2 (PM1TMR2)	
			Power Management 1 Timer 3 (PM1TMR3)	
		12.3.12	Power Management 1 Timer 4 (PM1TMR4)	121

			wiphond	
			s winbond see	
		12.3.13	General Purpose Event 0 Status Register 1 (GP0STS1)	122
		12.3.14	General Purpose Event 0 Status Register 2 (GP0STS2)	122
		12.3.15	General Purpose Event 0 Enable Register 1 (GP0EN1)	123
		12.3.16	General Purpose Event 0 Enable Register 2 (GP0EN2)	124
		12.3.17	General Purpose Event 1 Status Register 1 (GP1STS1)	124
			General Purpose Event 1 Status Register 2 (GP1STS2)	
			General Purpose Event 1 Enable Register 1 (GP1EN1)	
			General Purpose Event 1 Enable Register 2 (GP1EN2)	
			Bit Map Configuration Registers	
13.				
	13.1		rame	
	13.2	IRQ/Da	ata Frame	129
	13.3	Stop F	rame	130
	13.4	Reset a	and Initialization	130
14.	CON	FIGURA	TION REGISTER	131
	14.1	Chip (C	Global) Control Register	131
	14.2	Logical	Device 0 (FDC)	136
	14.3	Logical	Device 1 (Parallel Port)	140
	14.4	Logical	Device 2 (UART A)¢)	141
	14.5	_	Device 3 (UART B)	
	14.6		Device 5 (KBC)	
	14.7	-	Device 6 (IR)	
	14.8	_	Device 7 (GP I/O Port I)	
		_	Device 8 (GP I/O Port II)	
		_	Device 9 (GP I/O Port III)	
		-	Device A (ACPI)	
45		•	,	
15.			IONS	
			te Maximum Ratings	
	15.2		ARACTERISTICS	
	15.3		aracteristics	
		15.3.1	FDC: Data rate = 1 MB, 500 KB, 300 KB, 250 KB/sec.	
		15.3.2	UART/Parallel Port	
		15.3.3	Parallel Port Mode Parameters.	
		15.3.4	EPP Data or Address Read Cycle Timing Parameters	
		15.3.5 15.3.6	EPP Data or Address Write Cycle Timing Parameters Parallel Port FIFO Timing Parameters	
		15.3.7	ECP Parallel Port Forward Timing Parameters	
		15.3.7	ECP Parallel Port Reverse Timing Parameters	
		15.3.9	KBC Timing Parameters	
			GPIO Timing Parameters	
16.	TIMIN		EFORMS	

Esses winbond sesses

	16.1	FDC		173
	16.2	UART/F	Parallel	174
		_	Modem Control Timing	
	16.3		Port	
	10.0		Parallel Port Timing	
			EPP Data or Address Read Cycle (EPP Version 1.9)	
			EPP Data or Address Write Cycle (EPP Version 1.9)	
			EPP Data or Address Read Cycle (EPP Version 1.7)	
			EPP Data or Address Write Cycle (EPP Version 1.7)	
			Parallel Port FIFO Timing	
		16.3.7	ECP Parallel Port Forward Timing	181
		16.3.8	ECP Parallel Port Reverse Timing	181
	16.4	KBC		182
			Write Cycle Timing	
		16.4.2	Read Cycle Timing	182
		16.4.3	Send Data to K/B	182
		16.4.4	Receive Data from K/B	183
		16.4.5	Input Clock	183
		16.4.6	Send Data to Mouse	183
		16.4.7	Receive Data from Mouse	183
	16.5	GPIO V	Vrite Timing Diagram	184
	16.6	Master	Reset (MR) Timing	184
17.			N CIRCUITS	
			Port Extension FDD.	
			Port Extension 2FDD.	
4.0			DD Mode	
			NFORMATION	
19.	HOW	TO REA	AD THE TOP MARKING	188
20.	PACK	AGE DI	MENSIONS	189



1. GENERAL DESCRIPTION

W83977ATF/ATG is an evolving product from Winbond's most popular I/O chip W83877F --- which integrates the disk drive adapter, serial port (UART), IrDA 1.0 SIR, parallel port, configurable plugand-play registers for the whole chip --- plus additional powerful features: **ACPI**, 8042 keyboard controller with PS/2 mouse support, 23 general purpose I/O ports, full 16-bit address decoding, OnNow keyboard wake-up, OnNow mouse wake-up, and OnNow CIR wake-up. In addition, W83977ATF/ATG provides IR functions: **IrDA 1.1** (**MIR** for 1.152M bps or **FIR** for 4M bps) and TV remote IR (**Consumer IR**, supporting NEC, RC-5, extended RC-5, and RECS-80 protocols).

The disk drive adapter functions of W83977ATF/ATG include a floppy disk drive controller compatible with the industry standard 82077/ 765, data separator, write pre-compensation circuit, decode logic, data rate selection, clock generator, drive interface control logic, and interrupt and DMA logic. The wide range of functions integrated onto W83977ATF/ATG greatly reduces the number of components required for interfacing with floppy disk drives. W83977ATF/ATG supports four 360K, 720K, 1.2M, 1.44M, or 2.88M disk drives and data transfer rates of 250 Kb/s, 300 Kb/s, 500 Kb/s,1 Mb/s, and 2 Mb/s.

W83977ATF/ATG provides two high-speed serial communication ports (UARTs), one of which supports serial Infrared communication. Each UART includes a 16-byte send/receive FIFO, a programmable baud rate generator, complete modem control capability, and a processor interrupt system. Both UARTs provide legacy speed with baud rate up to 115.2k bps and also advanced speed with baud rates of 230k, 460k, or 921k bps which support higher speed modems. W83977ATF/ATG provides independent 3rd UART(32-byte FIFO) dedicated for the IR function.

W83977ATF/ATG supports one PC-compatible printer port (SPP), Bi-directional Printer port (BPP) and also Enhanced Parallel Port (EPP) and Extended Capabilities Port (ECP). Through the printer port interface pins, also available are: Extension FDD Mode and Extension 2FDD Mode allowing one or two external floppy disk drives to be connected.

The configuration registers support mode selection, function enable/disable, and power down function selection. Furthermore, the configurable PnP features are compatible with the plug-and-play feature demand of Windows 95TM, which makes system resource allocation more efficient than ever.

W83977ATF/ATG provides functions that comply with **ACPI** (*Advanced Configuration and Power Interface*), which includes support of legacy and ACPI power management through $\overline{\text{SMI}}$ or $\overline{\text{SCI}}$ function pins. W83977ATF/ATG also has auto power management to reduce power consumption.

The keyboard controller is based on 8042 compatible instruction set with a 2K Byte programmable ROM and a 256-Byte RAM bank. Keyboard BIOS firmware is available with optional AMIKEYTM -2, Phoenix MultiKey/42TM, or customer code.

W83977ATF/ATG provides a set of flexible I/O control functions to the system designer through a set of General Purpose I/O ports. These GPIO ports may serve as simple I/O or may be individually configured to provide a predefined alternate function.

W83977ATF/ATG is made to fully comply with **Microsoft PC97 Hardware Design Guide**. IRQs, DMAs, and I/O space resource are flexible to adjust to meet ISA PnP requirement. Moreover, W83977ATF/ATG is made to meet the specification of PC97's requirement in the power management: **ACPI** and **DPM** (Device Power Management).

Another benefit is that W83977ATF/ATG has the same pin assignment as W83977AF, W83977F, and W83977TF. This makes the design very flexible.

Publication Release Date: May 2006 - 1 - Revision 0.6



2. FEATURES

General

- Plug & Play 1.0A compatible
- Support 13 IRQs, 4 DMA channels, full 16-bit address decoding
- Capable of ISA Bus IRQ Sharing
- Compliant with Microsoft PC97 Hardware Design Guide
- Support DPM (Device Power Management), ACPI
- Report ACPI status interrupt by SCI signal issued from any of the 13 IQRs pins or GPIO xx
- Programmable configuration settings
- Single 24/48 Mhz clock input

FDC

- Compatible with IBM PC AT disk drive systems
- Variable write pre-compensation with track selectable capability
- Support vertical recording format
- DMA enable logic
- 16-byte data FIFOs
- Support floppy disk drives and tape drives
- Detects all overrun and underrun conditions
- Built-in address mark detection circuit to simplify the read electronics
- FDD anti-virus functions with software write protect and FDD write enable signal (write data signal was forced to be inactive)
- Support up to four 3.5-inch or 5.25-inch floppy disk drives
- Completely compatible with industry standard 82077
- 360K/720K/1.2M/1.44M/2.88M format; 250K, 300K, 500K, 1M, 2M bps data transfer rate
- Support 3-mode FDD, and its Win95 driver

UART

- Two high-speed 16550 compatible UARTs with 16-byte send/receive FIFOs
- MIDI compatible
- Fully programmable serial-interface characteristics:
 - --- 5, 6, 7 or 8-bit characters
 - --- Even, odd or no parity bit generation/detection
 - --- 1, 1.5 or 2 stop bits generation
- Internal diagnostic capabilities:
 - --- Loop-back controls for communications link fault isolation
 - --- Break, parity, overrun, framing error simulation
- Programmable baud generator allows division of 1.8461 Mhz and 24 Mhz by 1 to (2¹⁶-1)
- Maximum baud rate up to 921k bps for 14.769 Mhz and 1.5M bps for 24 Mhz



Infrared

- Support IrDA version 1.0 SIR protocol with maximum baud rate up to 115.2K bps
- Support SHARP ASK-IR protocol with maximum baud rate up to 57,600 bps
- Support IrDA version 1.1 MIR (1.152M bps) and FIR (4M bps) protocol
 - --- Single DMA channel for transmitter or receiver
 - --- 3rd UART with 32-byte FIFO is supported in both TX/RX transmission
 - --- 8-byte status FIFO is supported to store received frame status (such as overrun CRC error, etc.)
- Support auto-config SIR and FIR

Parallel Port

- Compatible with IBM parallel port
- Support PS/2 compatible bi-directional parallel port
- Support Enhanced Parallel Port (EPP) Compatible with IEEE 1284 specification
- Support Extended Capabilities Port (ECP) Compatible with IEEE 1284 specification
- Extension FDD mode supports disk drive B; and Extension 2FDD mode supports disk drives A and B through parallel port
- Enhanced printer port back-drive current protection

Keyboard Controller

- 8042 based with optional F/W from AMIKKEYTM-2, Phoenix MultiKey/42TM or customer code with 2K bytes of programmable ROM, and 256 bytes of RAM
- Asynchronous Access to Two Data Registers and One status Register
- Software compatibility with the 8042 and PC87911 microcontrollers
- Support PS/2 mouse
- Support port 92
- Support both interrupt and polling modes
- Fast Gate A20 and Hardware Keyboard Reset
- 8 Bit Timer/ Counter
- Support binary and BCD arithmetic
- 6MHz, 8 MHz, 12 MHz, or 16 MHz operating frequency

General Purpose I/O Ports

- 23 programmable general purpose I/O ports; 1 dedicate, 22 optional
- General purpose I/O ports can serve as simple I/O ports, interrupt steering inputs, watching dog timer output, power LED output, infrared I/O pins, general purpose address decoder, KBC control I/O pins

Publication Release Date: May 2006 Revision 0.6



OnNow Funtions


- Keyboard wake-up by programmable keys (patent pending)
- Mouse wake-up by programmable buttons (patent pending)
- CIR wake-up by programmable keys (patent pending)

Package

• 128-pin PQFP



3. PIN CONFIGURATION





4. PIN DESCRIPTION

Note: Please refer to Section 12.2 DC CHARACTERISTICS for details.

I/O_{6t} - TTL level bi-directional pin with 6 mA source-sink capability

I/O_{8t} - TTL level bi-directional pin with 8 mA source-sink capability

I/O₈ - CMOS level bi-directional pin with 8 mA source-sink capability

I/O_{12t} - TTL level bi-directional pin with 12 mA source-sink capability

I/O₁₂ - CMOS level bi-directional pin with 12 mA source-sink capability

I/O_{16u} - CMOS level bi-directional pin with 16 mA source-sink capability with internal pull-up resistor

 I/OD_{16u} - CMOS level bi-directional pin open drain output with 16 mA sink capability with internal pull-up resistor

I/O_{24t} - TTL level bi-directional pin with 24 mA source-sink capability

OUT_{8t} - TTL level output pin with 8 mA source-sink capability

OUT_{12t} - TTL level output pin with 12 mA source-sink capability

OD₁₂ - Open-drain output pin with 12 mA sink capability

OD₂₄ - Open-drain output pin with 24 mA sink capability

IN_t - TTL level input pin

IN_c - CMOS level input pin

IN_{cu} - CMOS level input pin with internal pull-up resitor

IN_{cs} - CMOS level Schmitt-triggered input pin

INts - TTL level Schmitt-triggered input pin

IN_{tsu} - TTL level Schmitt-triggered input pin with internal pull-up resistor

4.1 Host Interface

SYMBOL	PIN	I/O	FUNCTION
A0-A10	74-84	IN _t	System address bus bits 0-10.
A11-A14	86-89	IN _t	System address bus bits 11-14.
A15	91	IN _t	System address bus bit 15.
D0-D5	109- 114	I/O _{12t}	System data bus bits 0-5.
D6-D7	116- 117	I/O _{12t}	System data bus bits 6-7.
ĪOR	105	IN_ts	CPU I/O read signal.
ĪOW	106	IN _{ts}	CPU I/O write signal.
AEN	107	IN _{ts}	System address bus enable.
IOCHRDY	108	OD24	In EPP Mode, this pin is the IO Channel Ready output to extend the host read/write cycle.
MR	118	INts	Master Reset; Active high; MR is low during normal operations.

Esses winbond sesses

Host Interface, con	PIN	I/O	FUNCTION
DACK0	119	IN _{tsu}	DMA Channel 0 Acknowledge signal. (CR2C bit 5_4 = 00, default)
GP16		I/O _{12t}	General purpose I/O port 1bit 6. (CR2C bit 5 4 = 01)
(WDTO)		11 0 121	Alternate function from GP16: Watch dog timer output.
P15		I/O _{12t}	KBC P15 I/O port. (CR2C bit 5_4 = 10)
DRQ0	121	OUT _{12t}	DMA Channel 0 request signal. (CR2C bit 7 6 = 00, default)
GP17		I/O _{12t}	General purpose I/O port 1bit 7. (CR2C bit 7_6 = 01)
(PLEDO)			Alternate Function from GP17: Power LED output.
P14		I/O _{12t}	KBC P14 I/O port. (CR2C bit 7_6 = 10)
SCI		OD ₁₂	System Control Interrupt.(CR2C bit 7_6 = 11)
00.			In the ACPI power management mode, \overline{SCI} is driven low by the power management events.
DACK1	122	IN _{ts}	DMA Channel 1 Acknowledge signal.
DRQ1	123	OUT _{12t}	DMA Channel 1 request signal.
DACK2	124	IN _{ts}	DMA Channel 2 Acknowledge signal.
DRQ2	125	OUT _{12t}	DMA Channel 2 request signal.
DACK3	126	IN _{ts}	DMA Channel 3 Acknowledge signal.
DRQ3	127	OUT _{12t}	DMA Channel 3 request signal.
TC	128	IN _{ts}	Terminal Count. When active, this pin indicates termination of a DMA transfer.
IRQ1	99	OUT _{12t}	Interrupt request 1. (Logical device 9, CRF1 bit 2 = 0)
IRQ1		I/O _{12t}	General purpose I/O port 3 bit 0.
			(Logical device 9, CRF1 bit 2 = 1)
IRQ3	98	OUT _{12t}	Interrupt request 3. (Logical device 9, CRF1 bit 2 = 0)
GP31		I/O _{12t}	General purpose I/O port 3 bit 1.
			(Logical device 9, CRF1 bit 2 = 1)
IRQ4	97	OUT12t	Interrupt request 4. (Logical device 9, CRF1 bit 2 = 0)
GP32		I/O12t	General purpose I/O port 3 bit 2.
			(Logical device 9, CRF1 bit 2 = 1)
IRQ5	96	OUT12t	Interrupt request 5. (Logical device 9, CRF1 bit 2 = 0)
GP33		I/O12t	General purpose I/O port 3 bit 3.
			(Logical device 9, CRF1 bit 2 = 1)
IRQ6	95	OUT12t	Interrupt request 6. (Logical device 9, CRF1 bit 2 = 0)
GP34		I/O12t	General purpose I/O port 3 bit 4.
			(Logical device 9, CRF1 bit 2 = 1)

sees winbond sees

Host Interface, continued

SYMBOL	PIN	I/O	FUNCTION
IRQ7	94	OUT _{12t}	Interrupt request 7. (Logical device 9, CRF1 bit 2 = 0)
GP35		I/O _{12t}	General purpose I/O port 3 bit 5.
			(Logical device 9, CRF1 bit 2 = 1)
IRQ8	93	OUT _{12t}	Interrupt request 8. (Logical device 9, CRF1 bit 2 = 0)
GP36		I/O _{12t}	General purpose I/O port 3 bit 6.
			(Logical device 9, CRF1 bit 2 = 1)
IRQ9	92	OUT _{12t}	Interrupt request 9. (Logical device 9, CRF1 bit 2 = 0)
GP37		I/O _{12t}	General purpose I/O port 3 bit 7.
			(Logical device 9, CRF1 bit 2 = 1)
IRQ10	100	OUT _{12t}	Interrupt request 10. (Logical device 9, CRF1 bit 2 = 0)
SERIRQ		I/O _{12t}	Serial IRQ input/output. (Logical device 9, CRF1 bit 2 = 1)
IRQ11	101	OUT _{12t}	Interrupt request 11. (Logical device 9, CRF1 bit 2 = 0)
PCICLK		IN_t	PCI clock input. (Logical device 9, CRF1 bit 2 = 1)
IRQ12	102	OUT _{12t}	Interrupt request 12. (Logical device 9, CRF1 bit 2 = 0)
GP26		I/O _{12t}	General purpose I/O port 2 bit 6.
			(Logical device 9, CRF1 bit 2 = 1)
IRQ14	103	OUT _{12t}	Interrupt request 14. (CR2C bit 1_0 = 00, default)
GP14		I/O _{12t}	General purpose I/O port 1 bit 4. (CR2C bit 1_0 = 01)
(GPACS)			Alternate Function 1 from GP14: General purpose address decode output.
(P17)			Alternate Function 2 from GP14: KBC P17 I/O port.
PLEDO		OUT _{12t}	Power LED output. (CR2C bit 1_0 = 10)
IRQ15	104	OUT _{12t}	Interrupt request 15.(CR2C bit 3_2 = 00, default)
GP15		I/O _{12t}	General purpose I/O port 1 bit 5. (CR2C bit 3_2 = 01)
(GPAWE)			Alternate Function 1 from GP15: General purpose address write enable output.
(P12)			Alternate Function 2 from GP15: KBC P12 I/O port.
WDT		OUT _{12t}	Watch-Dog timer output. (CR2C bit 3_2 = 10)
CLKIN	1	IN _t	24 or 48 MHz clock input, selectable through CR24 bit 6.

massa winbond sassa

4.2 General Purpose I/O Port

SYMBOL	PIN	I/O	FUNCTION
GP20	69	I/O _{12t}	General purpose I/O port 2 bit 0.
(KBRST)			Alternate Function from GP20: Keyboard reset. (KBC P20)
SMI	70	OD ₁₂	System Management Interrupt. (CR2B bit 4_3 = 00, default)
			In the legacy power management mode, $\overline{\text{SMI}}$ is driven low by the power management events.
GP21		I/O _{12t}	General purpose I/O port 2 bit 1. (CR2B bit 4_3 = 01)
(P13)			Alternate Function from GP21: KBC P13 I/O port.
P16		I/O _{12t}	KBC P16 I/O port. (CR2B bit 4_3 = 10)
PANSWOUT	72	OD ₁₂	Panel Switch output. (CR2B bit 5 = 0, default)
GP22		I/O _{12t}	General purpose I/O port 2 bit 2. (CR2B bit 5 = 1)
(P14)			Alternate Function from GP22: KBC P14 I/O port.
PANSWIN	73	IN _{12t}	Panel Switch input. (CR2B bit 7_6 = 00, default)
GP23		I/O _{12t}	General purpose I/O port 2 bit 3. (CR2B bit 7_6 = 01)
(P15)			Alternate Function from GP23: KBC P15 I/O port.
GP24	40	I/O _{12t}	General purpose I/O port 2 bit 4. (CR2A bit 5_4 = 01)
(P16)			Alternate Function from GP24: KBC P16 I/O port.
P13		I/O _{12t}	KBC P13 I/O port. (CR2A bit 5_4 = 10)
CIRRX		IN _t	Consumer IR receiving input. (CR2A bit 5_4 = 00)
GP25	39	I/O ₁₂	General purpose I/O port 2 bit 5. (CR2A bit 3_2 = 10)
(GA20)			Alternate Function from GP25: GATE A20. (KBC P21)
IRRXH		IN_t	FIR receiving input. (CR2A bit 3_2 = 00)
IRSL0		OUT _{12t}	IR module select 0. (CR2A bit 3_2 = 01)

Esses winbond sesses

4.3 Serial Port Interface

SYMBOL	PIN	I/O	FUNCTION
CTSA	41	IN _t	Clear To Send. This is the modem control input.
CTSB	48		The function of these pins can be tested by reading bit 4 of the handshake status register.
DSRA	42	IN_t	Data Set Ready. An active low signal indicates the modem or data set is
DSRB	49		ready to establish a communication link and transfer data to the UART.
RTSA	43	I/O _{8t}	UART A Request To Send. An active low signal informs the modem or data set that the controller is ready to send data.
HEFRAS			During power-on reset, this pin is pulled down internally and is defined as HEFRAS, which provides the power-on value for CR26 bit 6 (HEFRAS). A 4.7 k Ω is recommended if intends to pull up. (select 370H as configuration I/O port's address)
RTSB	50	I/O _{8t}	UART B Request To Send. An active low signal informs the modem or data set that the controller is ready to send data.
DTRA	44	I/O _{8t}	UART A Data Terminal Ready. An active low signal informs the modem or data set that the controller is ready to communicate.
PNPCSV			During power-on reset, this pin is pulled down internally and is defined as
			$\overline{\text{PNPCSV}}$, which provides the power-on value for CR24 bit 0 ($\overline{\text{PNPCSV}}$). A 4.7 k Ω is recommended if intends to pull up. (clear the default value of FDC, UARTs, and PRT)
DTRB	51	I/O _{8t}	UART B Data Terminal Ready. An active low signal informs the modem or data set that controller is ready to communicate.
SINA SINB	45, 52	IN _t	Serial Input. It is used to receive serial data through the communication link.
SOUTA	46	I/O _{8t}	UART A Serial Output. It is used to transmit serial data out to the communication link.
PENKBC			During power-on reset, this pin is pulled down internally and is defined as PENKBC, which provides the power-on value for CR24 bit 2 (ENKBC). A 4.7 k Ω resistor is recommended if intends to pull up. (enable KBC)
SOUTB	53	I/O _{8t}	UART B Serial Output. During power-on reset, this pin is pulled down
PEN48			internally and is defined as PEN48, which provides the power-on value for CR24 bit 6 (EN48). A 4.7 k Ω resistor is recommended if intends to pull up.
DCDA	47	IN _t	Data Carrier Detect. An active low signal indicates the modem or data
DCDB	54		set has detected a data carrier.
RIA	65	IN _t	Ring Indicator. An active low signal indicates that a ring signal is being
RIB	66		received from the modem or data set.



4.4 Infrared Interface

SYMBOL	PIN	I/O	FUNCTION
IRRX	37	IN _{cs}	Infrared Receiver input.
IRTX	38	OUT _{12t}	Infrared Transmitter Output.

4.5 Multi-Mode Parallel Port

The following pins have alternate functions, which are controlled by CR28 and L3-CRF0.

SYMBOL	PIN	I/O	FUNCTION
SLCT	18	IN _t	PRINTER MODE: SLCT An active high input on this pin indicates that the printer is selected. This pin is pulled high internally. Refer to the description of the parallel port for definition of this pin in ECP and EPP mode.
		OD ₁₂	EXTENSION FDD MODE: WE2
			This pin is for Extension FDD B; its function is the same as the WE pin of FDC.
		OD ₁₂	EXTENSION 2FDD MODE: WE2
			This pin is for Extension FDD A and B; its function is the same as the WE pin of FDC.
PE	19	IN_t	PRINTER MODE: PE
			An active high input on this pin indicates that the printer has detected the end of the paper. This pin is pulled high internally. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		OD ₁₂	EXTENSION FDD MODE: WD2
			This pin is for Extension FDD B; its function is the same as the \overline{WD} pin of FDC.
		OD_{12}	EXTENSION 2FDD MODE: WD2
			This pin is for Extension FDD A and B; its function is the same as the WD pin of FDC.
BUSY	21	INt	PRINTER MODE: BUSY
			An active high input indicates that the printer is not ready to receive data. This pin is pulled high internally. Refer to the description of the parallel port for definition of this pin in ECP and EPP mode.
		OD12	EXTENSION FDD MODE: MOB2
			This pin is for Extension FDD B; its function is the same as the $\overline{\text{MOB}}$ pin of FDC.
		OD12	EXTENSION 2FDD MODE: MOB2
			This pin is for Extension FDD A and B; its function is the same as the $\overline{\text{MOB}}$ pin of FDC.



Multi-Mode Parallel Port, continued

SYMBOL	PIN	I/O	FUNCTION
ACK	22	IN_t	PRINTER MODE: ACK
			An active low input on this pin indicates that the printer has received data and is ready to accept more data. This pin is pulled high internally. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
			EXTENSION FDD MODE: DSB2
		OD ₁₂	This pin is for the Extension FDD B; its functions is the same as the $\overline{\text{DSB}}$ pin of FDC.
		0.5	EXTENSION 2FDD MODE: DSB2
		OD ₁₂	This pin is for Extension FDD A and B; its function is the same as the $\overline{\text{DSB}}$ pin of FDC.
ERR	34	IN _t	PRINTER MODE: ERR
			An active low input on this pin indicates that the printer has encountered an error condition. This pin is pulled high internally. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
			EXTENSION FDD MODE: HEAD2
		OD ₁₂	This pin is for Extension FDD B; its function is the same as the HEAD pin of FDC.
		OD ₁₂	EXTENSION 2FDD MODE: HEAD2
			This pin is for Extension FDD A and B; its function is the same as the $\overline{\text{HEAD}}$ pin of FDC.
SLIN	32	OD12	PRINTER MODE: SLIN
			Output line for detection of printer selection. This pin is pulled high internally. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		OD12	EXTENSION FDD MODE: STEP2
			This pin is for Extension FDD B; its function is the same as the STEP pin of FDC.
		OD12	EXTENSION 2FDD MODE: STEP2
			This pin is for Extension FDD A and B; its function is the same as the STEP pin of FDC.

winbond

Multi-Mode Parallel Port, continued

SYMBOL	PIN	I/O	FUNCTION
ĪNIT	33	OD ₁₂	PRINTER MODE: INIT Output line for the printer initialization. This pin is pulled high internally. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		OD ₁₂	EXTENSION FDD MODE: DIR2
			This pin is for Extension FDD B; its function is the same as the $\overline{\text{DIR}}$ pin of FDC.
		OD ₁₂	EXTENSION 2FDD MODE: DIR2
			This pin is for Extension FDD A and B; its function is the same as the DIR pin of FDC.
ĀFD	35	OD ₁₂	PRINTER MODE: AFD
			An active low output from this pin causes the printer to auto feed a line after a line is printed. This pin is pulled high internally. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		OD ₁₂	EXTENSION FDD MODE: DRVDEN0
		OD ₁₂	This pin is for Extension FDD B; its function is the same as the DRVDEN0 pin of FDC.
		OD	EXTENSION 2FDD MODE: DRVDEN0
		OD ₁₂	This pin is for Extension FDD A and B; its function is the same as the DRVDEN0 pin of FDC.
STB	36	OD ₁₂	PRINTER MODE: STB
			An active low output is used to latch the parallel data into the printer. This pin is pulled high internally. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		-	EXTENSION FDD MODE: This pin is a tri-state output.
		-	EXTENSION 2FDD MODE: This pin is a tri-state output.
PD0	31	I/O24t	PRINTER MODE: PD0
			Parallel port data bus bit 0. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		INt	EXTENSION FDD MODE: INDEX2
			This pin is for Extension FDD B; its function is the same as the INDEX pin of FDC. It is pulled high internally.
		INt	EXTENSION 2FDD MODE: INDEX2
			This pin is for Extension FDD A and B; its function is the same as the
			INDEX pin of FDC. It is pulled high internally.

Publication Release Date: May 2006 Revision 0.6

sees winbond seess

Multi-Mode Parallel Port, continued

SYMBOL	PIN	I/O	FUNCTION
PD1	30	I/O _{24t}	PRINTER MODE: PD1
			Parallel port data bus bit 1. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		IN _t	EXTENSION FDD MODE: TRAK02
			This pin is for Extension FDD B; its function is the same as the TRAKO pin of FDC. It is pulled high internally.
		IN _t	EXTENSION. 2FDD MODE: TRAK02
			This pin is for Extension FDD A and B; its function is the same as the TRAKO pin of FDC. It is pulled high internally.
PD2	29	I/O _{24t}	PRINTER MODE: PD2
			Parallel port data bus bit 2. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		IN _t	EXTENSION FDD MODE: WP2
			This pin is for Extension FDD B; its function is the same as the $\overline{\text{WP}}$ pin of FDC. It is pulled high internally.
		IN _t	EXTENSION. 2FDD MODE: WP2
			This pin is for Extension FDD A and B; its function is the same as the $\overline{\text{WP}}$ pin of FDC. It is pulled high internally.
PD3	28	I/O _{24t}	PRINTER MODE: PD3
			Parallel port data bus bit 3. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		IN _t	EXTENSION FDD MODE: RDATA2
			This pin is for Extension FDD B; its function is the same as the RDATA pin of FDC. It is pulled high internally.
		IN _t	EXTENSION 2FDD MODE: RDATA2
			This pin is for Extension FDD A and B; its function is the same as the RDATA pin of FDC. It is pulled high internally.
PD4	27	I/O24t	PRINTER MODE: PD4
			Parallel port data bus bit 4. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		INt	EXTENSION FDD MODE: DSKCHG2
			This pin is for Extension FDD B; the function of this pin is the same as
			the DSKCHG pin of FDC. It is pulled high internally.
		INt	EXTENSION 2FDD MODE: DSKCHG2
			This pin is for Extension FDD A and B; this function of this pin is the
			same as the DSKCHG pin of FDC. It is pulled high internally.

as winbond sees

Multi-Mode Parallel Port, continued

SYMBOL	PIN	I/O	FUNCTION
PD5	26	I/O _{24t}	PRINTER MODE: PD5
			Parallel port data bus bit 5. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		-	EXTENSION FDD MODE: This pin is a tri-state output.
		-	EXTENSION 2FDD MODE: This pin is a tri-state output.
PD6	24	I/O _{24t}	PRINTER MODE: PD6
		_	Parallel port data bus bit 6. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
			EXTENSION FDD MODE: This pin is a tri-state output.
		OD ₂₄	EXTENSION. 2FDD MODE: MOA2
			This pin is for Extension FDD A; its function is the same as the $\overline{\text{MOA}}$ pin of FDC.
PD7	23	I/O _{24t}	PRINTER MODE: PD7
			Parallel port data bus bit 7. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		_	EXTENSION FDD MODE: This pin is a tri-state output.
		OD ₂₄	EXTENSION 2FDD MODE: DSA2
			This pin is for Extension FDD A; its function is the same as the $\overline{\text{DSA}}$ pin of FDC.

4.6 FDC Interface

SYMBOL	PIN	I/O	FUNCTION
DRVDEN0	2	OD ₂₄	Drive Density Select bit 0.
DRVDEN1	3	OD_{24}	Drive Density Select bit 1. (CR2A bit 1_0 = 00, default)
GP10		IO _{24t}	General purpose I/O port 1 bit 0. (CR2A bit 1_0 = 01)
(IRQIN1)			Alternate Function from GP10: Interrupt channel input.
P12		IO _{24t}	KBC P12 I/O port. (CR2A bit 1_0 = 10)
SCI		OD ₁₂	System Control Interrupt. (CR2A bit 1_0 = 11)
			In the ACPI power management mode, \overline{SCI} is driven low by the power management events.
HEAD	5	OD ₂₄	Head select. This open drain output determines which disk drive head is active. Logic 1 = side 0 Logic 0 = side 1
WE	9	OD ₂₄	Write enable. An open drain output.
WD	10	OD ₂₄	Write data. This logic low open drain writes pre-compensation serial data to the selected FDD. An open drain output.

Publication Release Date: May 2006 Revision 0.6

sees winbond sees

FDC Interface, continued

SYMBOL	PIN	I/O	FUNCTION
STEP	11	OD ₂₄	Step output pulses. This active low open drain output produces a pulse to move the head to another track.
DIR	12	OD ₂₄	Direction of the head step motor. An open drain output.
			Logic 1 = outward motion
			Logic 0 = inward motion
MOB	13	OD ₂₄	Motor B On. When set to 0, this pin enables disk drive 1. This is an open drain output.
DSA	14	OD ₂₄	Drive Select A. When set to 0, this pin enables disk drive A. This is an open drain output.
DSB	15	OD ₂₄	Drive Select B. When set to 0, this pin enables disk drive B. This is an open drain output.
MOA	16	OD ₂₄	Motor A On. When set to 0, this pin enables disk drive 0. This is an open drain output.
DSKCHG	4	IN _{cs}	Diskette change. This signal is active low at power on and whenever the diskette is removed. This input pin is pulled up internally by a 1 K resistor. The resistor can be disabled by bit 7 of L0-CRF0 (FIPURDWN).
RDATA	6	INcs	The read data input signal from the FDD. This input pin is pulled up internally by a 1 K resistor. The resistor can be disabled by bit 7 of L0-CRF0 (FIPURDWN).
WP	7	IN _{cs}	Write protected. This active low Schmitt input from the disk drive indicates that the diskette is write-protected. This input pin is pulled up internally by a 1 K resistor. The resistor can be disabled by bit 7 of L0-CRF0 (FIPURDWN).
TRAK0	8	IN_{cs}	Track 0. This Schmitt-triggered input from the disk drive is active low when the head is positioned over the outermost track. This input pin is pulled up internally by a 1 K resistor. The resistor can be disabled by bit 7 of L0-CRF0 (FIPURDWN).
INDEX	17	IN _{cs}	This Schmitt-triggered input from the disk drive is active low when the head is positioned over the beginning of a track marked by an index hole. This input pin is pulled up internally by a 1 K resistor. The resistor can be disabled by bit 7 of L0-CRF0 (FIPURDWN).



4.7 KBC Interface

SYMBOL	PIN	I/O	FUNCTION
KDATA	59	I/O _{16u}	Keyboard Data.
MDATA	60	I/O _{16u}	PS2 Mouse Data.
KCLK	67	I/O _{16u}	Keyboard Clock.
MCLK	68	I/O _{16u}	PS2 Mouse Clock.
GA20	56	I/O _{12t}	KBC GATE A20 (P21) Output. (CR2A bit 6 = 0, default)
GP11		I/O _{12t}	General purpose I/O port 1 bit 1. (CR2A bit 6 = 1)
(IRQIN2)			Alternate Function from GP11: Interrupt channel input.
KBRST	57	I/O _{12t}	W83C45 Keyboard Reset (P20) Output. (CR2A bit 7 = 0, default)
GP12		I/O _{12t}	General purpose I/O port 1 bit 2. (CR2A bit 7 = 1)
(WDTO)			Alternate Function 1 from GP12: Watchdog timer output.
KBLOCK	58	IN _{ts}	W83C45 KINH (P17) Input. (CR2B bit 0 = 0, default)
GP13		I/O _{16t}	General purpose I/O port 1 bit 3. (CR2B bit 0 = 1)

4.8 POWER PINS

SYMBOL	PIN	FUNCTION
VCC	20, 55, 85, 115	+5V power supply for the digital circuitry.
VSB	71	+5V stand-by power supply for the digital circuitry.
GND	25, 62, 90, 120	Ground.

4.9 ACPI Interface

SYMBOL	PIN	I/O	FUNCTION
VBAT	64	NA	Battery voltage input.
XTAL1	63	IN _C	32.768Khz Clock Input.
XTAL2	61	O _{8t}	32.768Khz Clock Output.

Publication Release Date: May 2006 Revision 0.6