



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: [info@chipsmall.com](mailto:info@chipsmall.com) Web: [www.chipsmall.com](http://www.chipsmall.com)

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





**Winbond**  
**Mobile Keyboard and**  
**Embedded Controller**

**W83L951DG**  
**W83L951FG**

Date: August/2006    Revision: 1.00

## W83L951DG/W83L951FG



### W83L951DG/W83L951FG Data Sheet Revision History

|    | PAGES | DATES    | VERSION | WEB VERSION | MAIN CONTENTS |
|----|-------|----------|---------|-------------|---------------|
| 1  | n.a.  | 8/7/2006 | 1.0     | 1.0         | First Release |
| 2  |       |          |         |             |               |
| 3  |       |          |         |             |               |
| 4  |       |          |         |             |               |
| 5  |       |          |         |             |               |
| 6  |       |          |         |             |               |
| 7  |       |          |         |             |               |
| 8  |       |          |         |             |               |
| 9  |       |          |         |             |               |
| 10 |       |          |         |             |               |

# W83L951DG/W83L951FG



## Table of Contents-

|       |                                                 |    |
|-------|-------------------------------------------------|----|
| 1.    | GENERAL DESCRIPTION .....                       | 1  |
| 2.    | PRODUCT FEATURES .....                          | 2  |
| 3.    | BLOCK DIAGRAM .....                             | 4  |
| 4.    | PIN CONFIGURATION FOR W83L951DG/W83L951FG ..... | 5  |
| 5.    | PIN DESCRIPTION.....                            | 7  |
| 5.1   | Pin configuration table.....                    | 7  |
| 5.2   | RESET# & TEST# Part.....                        | 15 |
| 5.3   | LPC Interface Part.....                         | 16 |
| 5.4   | GPIO0 Part .....                                | 16 |
| 5.5   | GPIO1 Part .....                                | 18 |
| 5.6   | GPIO2 Part .....                                | 19 |
| 5.7   | GPIO3 Part .....                                | 20 |
| 5.8   | GPIO4 Part .....                                | 21 |
| 5.9   | GPIO5 Part .....                                | 22 |
| 5.10  | GPIO6 Part .....                                | 22 |
| 5.11  | GPIO7 Part .....                                | 23 |
| 5.12  | GPIO8 Part .....                                | 24 |
| 5.13  | GPIO9 Part .....                                | 25 |
| 5.14  | GPIOA Part.....                                 | 26 |
| 5.15  | GPIOB Part.....                                 | 26 |
| 5.16  | GPIOC Part .....                                | 27 |
| 5.17  | Power & Clock Part .....                        | 28 |
| 6.    | FUNCTIONAL DESCRIPTION.....                     | 29 |
| 6.1   | Turbo 8051 Core Block .....                     | 31 |
| 6.1.1 | Register Description .....                      | 32 |
| 6.2   | Low Pin Count Interface Block.....              | 38 |
| 6.2.1 | Register Description .....                      | 38 |
| 6.3   | Personal System 2 Block .....                   | 43 |
| 6.3.1 | Register Description .....                      | 43 |
| 6.4   | System Management Bus Block.....                | 48 |
| 6.4.1 | Register Description .....                      | 49 |
| 6.5   | Internal Interrupt Controller Block .....       | 53 |
| 6.5.1 | Register Description .....                      | 54 |
| 6.6   | GPIOs Block .....                               | 57 |
| 6.6.1 | GPIO Data Register Description .....            | 58 |
| 6.6.2 | GPIO Direction Register Description .....       | 61 |
| 6.7   | Watch Dog Block.....                            | 63 |
| 6.7.1 | Register Description .....                      | 63 |



# W83L951DG/W83L951FG



|        |                                                      |     |
|--------|------------------------------------------------------|-----|
| 6.8    | Timer Block.....                                     | 65  |
| 6.8.1  | Register Description .....                           | 65  |
| 6.9    | Pulse Width Modulator Block.....                     | 69  |
| 6.9.1  | Register Description .....                           | 70  |
| 6.10   | UART Block.....                                      | 72  |
| 6.10.1 | Register Description .....                           | 72  |
| 6.11   | Consumer Infrared Communications Receiver Block..... | 75  |
| 6.11.1 | Register Description .....                           | 75  |
| 6.12   | A/D Converter Block.....                             | 80  |
| 6.12.1 | Register Description .....                           | 80  |
| 6.13   | D/A Converter Block.....                             | 81  |
| 6.13.1 | Register Description .....                           | 81  |
| 6.14   | Fan Tachometer Block.....                            | 82  |
| 6.14.1 | Register Description .....                           | 82  |
| 6.15   | Real Time Clock Generator Block.....                 | 83  |
| 6.15.1 | Register Description .....                           | 83  |
| 6.16   | External Interrupt Control Block.....                | 85  |
| 6.16.1 | Register Description .....                           | 85  |
| 6.17   | Flash Memory.....                                    | 88  |
| 6.17.1 | External Programming Mode.....                       | 88  |
| 6.17.2 | Internal Programming Mode.....                       | 88  |
| 6.17.3 | Device Bus Operation.....                            | 89  |
| 6.17.4 | Command Definitions .....                            | 89  |
| 6.17.5 | Write Operation Status .....                         | 91  |
| 6.17.6 | Table of Operating Modes .....                       | 92  |
| 6.17.7 | Embedded Algorithm.....                              | 93  |
| 6.17.8 | Timing Parameters .....                              | 96  |
| 6.17.9 | Timing Waveforms.....                                | 97  |
| 7.     | SPECIFICATIONS .....                                 | 101 |
| 7.1    | Absolute Maximum Ratings .....                       | 101 |
| 7.2    | Analog Characteristics .....                         | 101 |
| 7.2.1  | ADC Characteristics .....                            | 101 |
| 7.2.2  | DAC Characteristics .....                            | 101 |
| 7.3    | Power Supply Current Consumption .....               | 101 |
| 7.4    | DC Characteristics .....                             | 102 |
| 8.     | ORDERING INSTRUCTION .....                           | 104 |
| 9.     | HOW TO READ THE TOP MARKING .....                    | 105 |
| 10.    | PACKAGE DIMENSIONS .....                             | 106 |
| 11.    | DEMO CIRCUITS .....                                  | 107 |

# W83L951DG/W83L951FG



## 1. GENERAL DESCRIPTION

The Winbond mobile keyboard and embedded controller W83L951DG/FG architecture consists of a Turbo-8051 core logic controller and surrounded by various components, 2K+256 bytes of RAM, 64K on-chip FLASH, LPC host interface, 13 general purpose I/O port with 24 external interrupt source, 4 timers, 1 serial port, 2 SMBus interface for master mode, 3 PS/2 port, 2 PWM channels with 8-bits and 2 PWM channels with 16-bits, 2 D-A and 8 A-D converters, 1 Consumer Infrared Communications Receiver, 2 Fan Tachometer , 1 Real Time Clock Generator, and Matrix Interface. The part number with an affix of "G" is the Lead-free package product.



## 2. PRODUCT FEATURES

- Core logic
  - 8-bit Turbo 8052 Microprocessor Code based, Speed up to 24MHz
  - 256 bytes Internal RAM
  - 64K bytes Embedded Programmable Flash Memory
  - 2K bytes External SRAM
- Host interface
  - Software Optional with LPC Interface
  - Primary Programmable I/O Address Communication Port in LPC Mode
  - Support SERIRQ in LPC Interface
  - Support Hardware Fast Gate A20 and KBRST
  - Support Port 92h
- SMBus
  - Support 2 SMBus Interface support Master Mode.
- Timers
  - Support Four Timer Signal with Three Pre-scalars
  - Timer 1 and 2 Share the Same Pre-scalar and are Free-Running Only.
  - Timer X and Y Have Individual Pre-scalar and Support up to Four Control Modes, Free Running, Pulse Output, Event Counter and Pulse Width Measurement
- PWM
  - Support Four PWM Channels
  - PWM 0 and 1 are 8-bits and Programmable Frequency from 62Hz to 7.5 KHz
  - PWM 2 and 3 are 16-bits and Programmable Frequency from 6Hz to 3MHz
- Fan Tachometer
  - Support two Fan Tachometer Inputs
- A/D Converter
  - Firmware Programmable Optional with 10-bit or 8-bit Resolution
  - Support Eight Channels

## W83L951DG/W83L951FG




- D/A Converter
  - 8-bit Resolution
  - Support Two Channels
- PS2
  - Support Three Hardware PS2 Channels
  - Optional PS2 Clock Inhibit by Hardware or Firmware
- Keyboard Controller
  - Support 16\*8 Keyboard Matrix-scan, Expanding to 18\*8 and 20\*8
- GPIO
  - Support 104 Useful GPIO Pins Totally and Bit-addressable to Facility Firmware Coding
- FLASH
  - Support External On-Board 64K Flash via Matrix Interface (GP0, 1, 3)
- CIR
  - Support Decoding for the NEC Consumer IR Remote Control Format
- RTC
  - Real Time Clock Generator with 32.768 KHz Input
- ACPI
  - Support ACPI Appliance
  - Secondary Programmable I/O Address Communication Port in LPC Mode
- Package
  - Pin QFP and 128-Pin LQFP Leadfree Package Options, in compliance with the RoHS (Restriction on Hazardous Substances)






### 3. BLOCK DIAGRAM



**Note:** This Block Diagram should not used for pin count.




### 128-Pin Low Profile Quad Flat Pack (LQFP)



**Note:** The Pin Configuration is only for 128-pin LQFP Package.

# W83L951DG/W83L951FG

## 128-Pin Quad Flat Pack (QFP)



Note: The Pin Configuration is only for 128-pin QFP Package.



## 5. PIN DESCRIPTION

Table 5-1 Pin Type Description

| TYPE                            | DESCRIPTION                                                                                                                |
|---------------------------------|----------------------------------------------------------------------------------------------------------------------------|
| I/O <sub>12tsm</sub>            | Bi-directional pin, TTL level, Schmitt-trigger input, selectable 250uA/12mA sink capability, 12mA select source capability |
| I/O <sub>12tsai</sub>           | Bi-directional pin, TTL level, Schmitt-trigger input, Analog Input, 12mA source-sink capability                            |
| I/O <sub>12tsao</sub>           | Bi-directional pin, TTL level, Schmitt-trigger input, Analog Output, 12mA source-sink capability                           |
| I/O <sub>16tsh</sub>            | Bi-directional pin, TTL level, Schmitt-trigger input, 5V Tolerant, 16mA source-sink capability                             |
| I/O <sub>24ts</sub>             | Bi-directional pin, Schmitt-trigger input, 24mA source-sink capability                                                     |
| I <sub>ts</sub>                 | TTL level, Schmitt-trigger input                                                                                           |
| I <sub>c</sub> , O <sub>c</sub> | Clock Input, Clock Out                                                                                                     |
| I <sub>vdd</sub>                | Voltage Input                                                                                                              |
| I <sub>vss</sub>                | Ground Input                                                                                                               |

**Note:** t – TTL level, s – Schmitt-trigger, m – matrix keyboard, ai – analog input, ao – analog output, h – 5V Tolerant, c – clock.

### 5.1 Pin configuration table

Table 5-2 Pin configuration table

| SYMBOL           | PIN | I/O      | FUNCTION                                                 |
|------------------|-----|----------|----------------------------------------------------------|
| GPC5<br>EXTINT35 | 1   | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |
| GPC4<br>EXTINT34 | 2   | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |
| GPC3<br>EXTINT33 | 3   | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |
| GPC2<br>EXTINT32 | 4   | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |
| GPC1<br>EXTINT31 | 5   | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |
| GPC0<br>EXTINT30 | 6   | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |
| GPB7<br>EXTINT27 | 7   | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |

# W83L951DG/W83L951FG



Pin configuration table, continued.

| SYMBOL           | PIN | I/O      | FUNCTION                                                 |
|------------------|-----|----------|----------------------------------------------------------|
| GPB6<br>EXTINT26 | 8   | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |
| GPB5<br>EXTINT25 | 9   | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |
| SYMBOL           | PIN | I/O      | FUNCTION                                                 |
| GPB4<br>EXTINT24 | 10  | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |
| GPB3<br>EXTINT23 | 11  | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |
| GPB2<br>EXTINT22 | 12  | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |
| GPB1<br>EXTINT21 | 13  | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |
| GPB0<br>EXTINT20 | 14  | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |
| GPA7<br>EXTINT17 | 15  | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |
| GPA6<br>EXTINT16 | 16  | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |
| GPA5<br>EXTINT15 | 17  | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |
| GPA4<br>EXTINT14 | 18  | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |
| GPA3<br>EXTINT13 | 19  | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |
| GPA2<br>EXTINT12 | 20  | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |
| GPA1<br>EXTINT11 | 21  | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |
| GPA0<br>EXTINT10 | 22  | I/O16tsh | General Purpose I/O Function<br>External Interrupt Input |
| VCC1             | 23  | Ivdd     | Normal Power Input, +3.3V                                |
| GP97             | 24  | I/O16tsh | General Purpose I/O Function                             |

# W83L951DG/W83L951FG



Pin configuration table, continued.

| SYMBOL           | PIN | I/O      | FUNCTION                                                                          |
|------------------|-----|----------|-----------------------------------------------------------------------------------|
| GP96             | 25  | I/O16tsh | General Purpose I/O Function                                                      |
| GP95             | 26  | I/O16tsh | General Purpose I/O Function                                                      |
| GP94             | 27  | I/O16tsh | General Purpose I/O Function                                                      |
| GP93             | 28  | I/O16tsh | General Purpose I/O Function                                                      |
| GP92             | 29  | I/O16tsh | General Purpose I/O Function                                                      |
| GP91             | 30  | I/O16tsh | General Purpose I/O Function                                                      |
| GP90             | 31  | I/O16tsh | General Purpose I/O Function                                                      |
| GND              | 32  | Ivss     | Normal GND                                                                        |
| GP87             | 33  | I/O16tsh | General Purpose I/O Function                                                      |
| GP86             | 34  | I/O16tsh | General Purpose I/O Function                                                      |
| GP85             | 35  | I/O16tsh | General Purpose I/O Function                                                      |
| GP84<br>CIR_RX   | 36  | I/O16tsh | General Purpose I/O Function<br>Consumer Infrared Communication Receiver Function |
| GP83<br>CNTR1    | 37  | I/O16tsh | General Purpose I/O Function<br>Timer Y Signal                                    |
| GP82<br>CNTR0    | 38  | I/O16tsh | General Purpose I/O Function<br>Timer X Signal                                    |
| GP81<br>SCL2     | 39  | I/O16tsh | General Purpose I/O Function<br>SMBus 2 Clock Signal                              |
| SYMBOL           | PIN | I/O      | FUNCTION                                                                          |
| GP80<br>SDA2     | 40  | I/O16tsh | General Purpose I/O Function<br>SMBus 2 Data Signal                               |
| GP77<br>SCL1     | 41  | I/O16tsh | General Purpose I/O Function<br>SMBus 1 Clock Signal                              |
| GP76<br>SDA1     | 42  | I/O16tsh | General Purpose I/O Function<br>SMBus 1 Data Signal                               |
| GP75<br>APS2_DAT | 43  | I/O16tsh | General Purpose I/O Function<br>Auxiliary PS2 Data Signal                         |
| GP74<br>APS2_CLK | 44  | I/O16tsh | General Purpose I/O Function<br>Auxiliary PS2 Clock Signal                        |
| GP73<br>MPS2_DAT | 45  | I/O16tsh | General Purpose I/O Function<br>Mouse PS2 Data Signal                             |



# W83L951DG/W83L951FG



Pin configuration table, continued.

| SYMBOL           | PIN | I/O             | FUNCTION                                                                                               |
|------------------|-----|-----------------|--------------------------------------------------------------------------------------------------------|
| GP72<br>MPS2_CLK | 46  | I/O16tsh        | General Purpose I/O Function<br>Mouse PS2 Clock Signal                                                 |
| GP71<br>KPS2_DAT | 47  | I/O16tsh        | General Purpose I/O Function<br>Keyboard PS2 Data Signal                                               |
| GP70<br>KPS2_CLK | 48  | I/O16tsh        | General Purpose I/O Function<br>Keyboard PS2 Clock Signal                                              |
| VCC1             | 49  | Ivdd            | Normal Power Input, +3.3V                                                                              |
| RESET#           | 50  | I <sub>ts</sub> | System Reset.                                                                                          |
| LCLK             | 51  | I <sub>ts</sub> | PCI clock input. Same 33MHz clock as PCI clock on the host.<br>Same clock phase with typical PCI skew. |
| LFRAME#          | 52  | I <sub>ts</sub> | Indicates start of a new cycle or termination of a broken cycle.                                       |
| LRESET#          | 53  | I <sub>ts</sub> | Reset signal. It can connect to PCIRST# signal on the host.                                            |
| SERIRQ           | 54  | I/O24ts         | Serial IRQ input/Output.                                                                               |
| GND              | 55  | Ivss            | Normal GND                                                                                             |
| LAD0             | 56  | I/O24ts         | LAD[3..0] are multiplexed address, control, and data in LPC bus.                                       |
| LAD1             | 57  | I/O24ts         | LAD[3..0] are multiplexed address, control, and data in LPC bus.                                       |
| LAD2             | 58  | I/O24ts         | LAD[3..0] are multiplexed address, control, and data in LPC bus.                                       |
| LAD3             | 59  | I/O24ts         | LAD[3..0] are multiplexed address, control, and data in LPC bus.                                       |
| LPWRSTS          | 60  | I <sub>ts</sub> | Power status. Indicates current power status of LPC interface.                                         |
| GP47             | 61  | I/O16tsh        | General Purpose I/O Function                                                                           |
| GP46<br>CLKRUN#  | 62  | I/O16tsh        | General Purpose I/O Function<br>Advance LPC function: It is used to request starting the clock         |
| GP45<br>GATE_A20 | 63  | I/O16tsh        | General Purpose I/O Function<br>Gate A20 output                                                        |
| GP44<br>KBRST#   | 64  | I/O16tsh        | General Purpose I/O Function<br>CPU reset output                                                       |

# W83L951DG/W83L951FG



Pin configuration table, continued.

| SYMBOL               | PIN | I/O      | FUNCTION                                                                                |
|----------------------|-----|----------|-----------------------------------------------------------------------------------------|
| GP43<br>TXD          | 65  | I/O16tsh | General Purpose I/O Function<br>UART TX output                                          |
| GP42<br>RXD          | 66  | I/O16tsh | General Purpose I/O Function<br>UART RX Input                                           |
| GP41<br>FAN_TACH1    | 67  | I/O16tsh | General Purpose I/O Function<br>Fan tachometer 1                                        |
| GP40<br>FAN_TACH0    | 68  | I/O16tsh | General Purpose I/O Function<br>Fan tachometer 0                                        |
| SYMBOL               | PIN | I/O      | FUNCTION                                                                                |
| GND                  | 69  | Ivss     | Normal GND                                                                              |
| GP27<br>PWM3         | 70  | I/O16tsh | General Purpose I/O Function<br>Pulse Width Modulator Output                            |
| GP26<br>PWM2         | 71  | I/O16tsh | General Purpose I/O Function<br>Pulse Width Modulator Output                            |
| GP25<br>PWM1         | 72  | I/O16tsh | General Purpose I/O Function<br>Pulse Width Modulator Output                            |
| GP24<br>PWM0         | 73  | I/O16tsh | General Purpose I/O Function<br>Pulse Width Modulator Output                            |
| GP23<br>KC19         | 74  | I/O12tsm | General Purpose I/O Function<br>Keyboard Matrix Column Output                           |
| GP22<br>KC18         | 75  | I/O12tsm | General Purpose I/O Function<br>Keyboard Matrix Column Output                           |
| GP21<br>KC17         | 76  | I/O12tsm | General Purpose I/O Function<br>Keyboard Matrix Column Output                           |
| GP20<br>KC16         | 77  | I/O12tsm | General Purpose I/O Function<br>Keyboard Matrix Column Output                           |
| VCC1                 | 78  | Ivdd     | Normal Power Input, +3.3V                                                               |
| GP17<br>KC15<br>FA15 | 79  | I/O12tsm | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address |

## W83L951DG/W83L951FG



Pin configuration table, continued.

| SYMBOL                 | PIN | I/O      | FUNCTION                                                                                                     |
|------------------------|-----|----------|--------------------------------------------------------------------------------------------------------------|
| GP16<br>KC14<br>FA14   | 80  | I/O12tsm | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address                      |
| GP15<br>KC13<br>FA13   | 81  | I/O12tsm | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address                      |
| GP14<br>KC12<br>FA12   | 82  | I/O12tsm | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address                      |
| GP13<br>KC11<br>FA11   | 83  | I/O12tsm | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address                      |
| GP12<br>KC10<br>FA10   | 84  | I/O12tsm | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address                      |
| GP11<br>KC9<br>FA9     | 85  | I/O12tsm | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address                      |
| GP10<br>KC8<br>FA8     | 86  | I/O12tsm | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address                      |
| GP07<br>KC7<br>FA7/FD7 | 87  | I/O12tsm | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address/ Internal Flash Data |
| GP06<br>KC6<br>FA6/FD6 | 88  | I/O12tsm | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address/ Internal Flash Data |
| SYMBOL                 | PIN | I/O      | FUNCTION                                                                                                     |
| GP05<br>KC5<br>FA5/FD5 | 89  | I/O12tsm | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address/ Internal Flash Data |

# W83L951DG/W83L951FG



Pin configuration table, continued.

| SYMBOL                 | PIN | I/O      | FUNCTION                                                                                                               |
|------------------------|-----|----------|------------------------------------------------------------------------------------------------------------------------|
| GP04<br>KC4<br>FA4/FD4 | 90  | I/O12tsm | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address/ Internal Flash Data           |
| GP03<br>KC3<br>FA3/FD3 | 91  | I/O12tsm | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address/ Internal Flash Data           |
| GP02<br>KC2<br>FA2/FD2 | 92  | I/O12tsm | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address/ Internal Flash Data           |
| GP01<br>KC1<br>FA1/FD1 | 93  | I/O12tsm | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address/ Internal Flash Data           |
| GP00<br>KC0<br>FA0/FD0 | 94  | I/O12tsm | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address/ Internal Flash Data           |
| GP37<br>KR7<br>CE#     | 95  | I/O16tsh | General Purpose I/O Function<br>Keyboard Matrix Row Input<br>Internal Flash Access Interface: Flash chip select enable |
| GP36<br>KR6<br>OE#     | 96  | I/O16tsh | General Purpose I/O Function<br>Keyboard Matrix Row Input<br>Internal Flash Access Interface: Flash output enable      |
| GP35<br>KR5<br>WE#     | 97  | I/O16tsh | General Purpose I/O Function<br>Keyboard Matrix Row Input<br>Internal Flash Access Interface: Flash write enable       |
| GP34<br>KR4<br>ALE     | 98  | I/O16tsh | General Purpose I/O Function<br>Keyboard Matrix Row Input<br>Internal Flash Access Interface: Address latch enable     |
| GP33<br>KR3            | 99  | I/O16tsh | General Purpose I/O Function<br>Keyboard Matrix Row Input                                                              |
| GP32<br>KR2            | 100 | I/O16tsh | General Purpose I/O Function<br>Keyboard Matrix Row Input                                                              |

# W83L951DG/W83L951FG



Pin configuration table, continued.

| SYMBOL      | PIN | I/O       | FUNCTION                                                   |
|-------------|-----|-----------|------------------------------------------------------------|
| GP31<br>KR1 | 101 | I/O16tsh  | General Purpose I/O Function<br>Keyboard Matrix Row Input  |
| GP30<br>KR0 | 102 | I/O16tsh  | General Purpose I/O Function<br>Keyboard Matrix Row Input  |
| VREF        | 103 | Ivdd      | Analog Reference Voltage Input                             |
| GP67<br>AD7 | 104 | I/O12tsao | General Purpose I/O Function<br>A/D Converter Input Signal |
| GP66<br>AD6 | 105 | I/O12tsao | General Purpose I/O Function<br>A/D Converter Input Signal |
| GP65<br>AD5 | 106 | I/O12tsao | General Purpose I/O Function<br>A/D Converter Input Signal |
| GP64<br>AD4 | 107 | I/O12tsao | General Purpose I/O Function<br>A/D Converter Input Signal |
| SYMBOL      | PIN | I/O       | FUNCTION                                                   |
| GP63<br>AD3 | 108 | I/O12tsao | General Purpose I/O Function<br>A/D Converter Input Signal |
| GP62<br>AD2 | 109 | I/O12tsao | General Purpose I/O Function<br>A/D Converter Input Signal |
| GP61<br>AD1 | 110 | I/O12tsao | General Purpose I/O Function<br>A/D Converter Input Signal |
| GP60<br>AD0 | 111 | I/O12tsao | General Purpose I/O Function<br>A/D Converter Input Signal |
| AVCC        | 112 | Ivdd      | Analog Power Input, +3.3V                                  |
| GP57<br>DA2 | 113 | I/O12tsai | General Purpose I/O Function<br>DA Converter Output        |
| GP56<br>DA1 | 114 | I/O12tsai | General Purpose I/O Function<br>DA Converter Output        |
| AGND        | 115 | Ivss      | Analog GND                                                 |
| GP55        | 116 | I/O16tsh  | General Purpose I/O Function                               |
| GP54        | 117 | I/O16tsh  | General Purpose I/O Function                               |
| GP53        | 118 | I/O16tsh  | General Purpose I/O Function                               |
| GP52        | 119 | I/O16tsh  | General Purpose I/O Function                               |

## W83L951DG/W83L951FG



Pin configuration table, continued.

| SYMBOL           | PIN | I/O             | FUNCTION                                                 |
|------------------|-----|-----------------|----------------------------------------------------------|
| GP51             | 120 | I/O16tsh        | General Purpose I/O Function                             |
| GP50             | 121 | I/O16tsh        | General Purpose I/O Function                             |
| XOUT             | 122 | Oc              | 24MHz/12MHz System Clock Output                          |
| XIN              | 123 | Ic              | 24MHz/12MHz System Clock Input                           |
| TEST#            | 124 | I <sub>ts</sub> | Test pin to provide different operation.                 |
| XCOUT            | 125 | Oc              | 32.768 KHz Clock Output                                  |
| XCIN             | 126 | Ic              | 32.768 KHz Clock Input                                   |
| GPC7<br>EXTINT37 | 127 | I/O16tsh        | General Purpose I/O Function<br>External Interrupt Input |
| GPC6<br>EXTINT36 | 128 | I/O16tsh        | General Purpose I/O Function<br>External Interrupt Input |

### 5.2 RESET# & TEST# Part

Table 5-3 RESET# & TEST# pin configuration table

| SYMBOL | PIN | I/O             | FUNCTION                                 |
|--------|-----|-----------------|------------------------------------------|
| RESET# | 50  | I <sub>ts</sub> | System Reset.                            |
| TEST#  | 124 | I <sub>ts</sub> | Test pin to provide different operation. |

In W83L951DG/FG, RESET# Pin and TEST# Pin decide the status of W83L951DG/FG to provide 4 operations.

| TEST# | RESET# | CHIP CURRENT STATUS                    |
|-------|--------|----------------------------------------|
| 0     | 0      | Internal Flash Access Interface Enable |
| 0     | 1      | Reserved                               |
| 1     | 0      | Normal Reset                           |
| 1     | 1      | Normal Operation                       |

## W83L951DG/W83L951FG



### 5.3 LPC Interface Part

LPC Interface is formed by LAD0~LAD3, SERIRQ, LRESET#, LFRAME#, LCLK and VCC2. These pins are defined by LPC interface Spec except VCC2. Below are descriptions about all LPC pins:

Table 5-4 LPC interface pin configuration table

| SYMBOL  | PIN | I/O                 | FUNCTION                                                                                            |
|---------|-----|---------------------|-----------------------------------------------------------------------------------------------------|
| LCLK    | 51  | I <sub>ts</sub>     | PCI clock input. Same 33MHz clock as PCI clock on the host. Same clock phase with typical PCI skew. |
| LFRAME# | 52  | I <sub>ts</sub>     | Indicates start of a new cycle or termination of a broken cycle.                                    |
| LRESET# | 53  | I <sub>ts</sub>     | Reset signal. It can connect to PCIRST# signal on the host.                                         |
| SERIRQ  | 54  | I/O <sub>24ts</sub> | Serial IRQ input/Output.                                                                            |
| LAD0    | 56  | I/O <sub>24ts</sub> | LAD[3..0] are multiplexed address, control, and data in LPC bus.                                    |
| LAD1    | 57  | I/O <sub>24ts</sub> | LAD[3..0] are multiplexed address, control, and data in LPC bus.                                    |
| LAD2    | 58  | I/O <sub>24ts</sub> | LAD[3..0] are multiplexed address, control, and data in LPC bus.                                    |
| LAD3    | 59  | I/O <sub>24ts</sub> | LAD[3..0] are multiplexed address, control, and data in LPC bus.                                    |

**Note:** Other pins about LPC interface, CLKRUN#: Please see "GP4" part. VCC2: Please see "power & clock" part.

### 5.4 GPIO0 Part

This part contains:

#### General Purpose I/O Function

Default is General Purpose I/O. Change the value of GPIO0 and GPIOD0 register to determine 8 input/output.

#### Keyboard Matrix Column Output

Use Chipctrl2 register bit 3 to enable {GP0, GP1, GP20~23} keyboard scan and GP3 key wakeup interrupt function.

#### Internal Flash Access Interface

When TEST# and RESET# are both low, Internal Flash Access Interface is enabled and other functions are disabled.



## W83L951DG/W83L951FG



Table 5-5 GPIO0 pin configuration table

| SYMBOL                 | PIN | I/O                  | FUNCTION                                                                                                     |
|------------------------|-----|----------------------|--------------------------------------------------------------------------------------------------------------|
| GP07<br>KC7<br>FA7/FD7 | 87  | I/O <sub>12tsm</sub> | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address/ Internal Flash Data |
| GP06<br>KC6<br>FA6/FD6 | 88  | I/O <sub>12tsm</sub> | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address/ Internal Flash Data |
| GP05<br>KC5<br>FA5/FD5 | 89  | I/O <sub>12tsm</sub> | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address/ Internal Flash Data |
| GP04<br>KC4<br>FA4/FD4 | 90  | I/O <sub>12tsm</sub> | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address/ Internal Flash Data |
| GP03<br>KC3<br>FA3/FD3 | 91  | I/O <sub>12tsm</sub> | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address/ Internal Flash Data |
| GP02<br>KC2<br>FA2/FD2 | 92  | I/O <sub>12tsm</sub> | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address/ Internal Flash Data |
| GP01<br>KC1<br>FA1/FD1 | 93  | I/O <sub>12tsm</sub> | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address/ Internal Flash Data |
| GP00<br>KC0<br>FA0/FD0 | 94  | I/O <sub>12tsm</sub> | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address/ Internal Flash Data |



## 5.5 GPIO1 Part

This part contains:

### General Purpose I/O Function

Default is General Purpose I/O. Change the value of GPIO1 and GPIOD1 register to determine 8 input/output.

### Keyboard Matrix Column Output

Use Chipctrl2 register bit 3 to enable {GP0, GP1, GP20~23} keyboard scan and GP3 key wakeup interrupt function.

### Internal Flash Access Interface

When TEST# and RESET# are both low, Internal Flash Access Interface is enabled and other functions are disabled.

Table 5-6 GPIO1 pin configuration table

| SYMBOL               | PIN | I/O                  | FUNCTION                                                                                |
|----------------------|-----|----------------------|-----------------------------------------------------------------------------------------|
| GP17<br>KC15<br>FA15 | 79  | I/O <sub>12tsm</sub> | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address |
| GP16<br>KC14<br>FA14 | 80  | I/O <sub>12tsm</sub> | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address |
| GP15<br>KC13<br>FA13 | 81  | I/O <sub>12tsm</sub> | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address |
| GP14<br>KC12<br>FA12 | 82  | I/O <sub>12tsm</sub> | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address |
| GP13<br>KC11<br>FA11 | 83  | I/O <sub>12tsm</sub> | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address |
| GP12<br>KC10<br>FA10 | 84  | I/O <sub>12tsm</sub> | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address |
| GP11<br>KC9<br>FA9   | 85  | I/O <sub>12tsm</sub> | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address |
| GP10<br>KC8<br>FA8   | 86  | I/O <sub>12tsm</sub> | General Purpose I/O Function<br>Keyboard Matrix Column Output<br>Internal Flash Address |



## 5.6 GPIO2 Part

This part contains:

### General Purpose I/O Function

Default is General Purpose I/O. Change the value of GPIO2 and GPIOD2 register to determine 8 input/output.

### Pulse Width Modulator Output

Use Pulse Width Modulator Registers to control 4 Pulse Width Modulator Output.

### Keyboard Matrix Column Output

Change the value of chip control 2 register bit 3 (Keyboard Scan Function Enable) to enable {GP0, GP1, GP20~23} keyboard scan function and GP3 key wakeup interrupt function.

Table 5-7 GPIO2 pin configuration table

| SYMBOL       | PIN | I/O                  | FUNCTION                                                      |
|--------------|-----|----------------------|---------------------------------------------------------------|
| GP27<br>PWM3 | 70  | I/O <sub>16tsh</sub> | General Purpose I/O Function<br>Pulse Width Modulator Output  |
| GP26<br>PWM2 | 71  | I/O <sub>16tsh</sub> | General Purpose I/O Function<br>Pulse Width Modulator Output  |
| GP25<br>PWM1 | 72  | I/O <sub>16tsh</sub> | General Purpose I/O Function<br>Pulse Width Modulator Output  |
| GP24<br>PWM0 | 73  | I/O <sub>16tsh</sub> | General Purpose I/O Function<br>Pulse Width Modulator Output  |
| GP23<br>KC19 | 74  | I/O <sub>12tsm</sub> | General Purpose I/O Function<br>Keyboard Matrix Column Output |
| GP22<br>KC18 | 75  | I/O <sub>12tsm</sub> | General Purpose I/O Function<br>Keyboard Matrix Column Output |
| GP21<br>KC17 | 76  | I/O <sub>12tsm</sub> | General Purpose I/O Function<br>Keyboard Matrix Column Output |
| GP20<br>KC16 | 77  | I/O <sub>12tsm</sub> | General Purpose I/O Function<br>Keyboard Matrix Column Output |



## 5.7 GPIO3 Part

This part contains General Purpose I/O function, external flash interface, and keyboard matrix row input. Default function is General Purpose I/O function.

### General Purpose I/O Function

Change the value of GPIO 3 data register (GPIO3) and GPIO 3 direction register (GPIOD3) to determine 8 input/output.

### Keyboard Matrix Row Input

Change the value of chip control 2 register bit 3 (Keyboard Scan Function Enable) to enable GP3 key wakeup interrupt function.

Note: GPIO3 must be set as input when this function is enabled

The sample frequency about KEY Interrupt Mode is a system cycle, trigger for ' Low ' of input of GP3 and only take a sample once (unless input of GP3 return 'High', then enter 'low'). If signal debounce, then interrupt may request again.

### Internal Flash Access Interface

GPIO30~33: Reserved (Must assign low)

Table 5-8 GPIO3 pin configuration table

| SYMBOL             | PIN | I/O                  | FUNCTION                                                                                                               |
|--------------------|-----|----------------------|------------------------------------------------------------------------------------------------------------------------|
| GP37<br>KR7<br>CE# | 95  | I/O <sub>16tsh</sub> | General Purpose I/O Function<br>Keyboard Matrix Row Input<br>Internal Flash Access Interface: Flash chip select enable |
| GP36<br>KR6<br>OE# | 96  | I/O <sub>16tsh</sub> | General Purpose I/O Function<br>Keyboard Matrix Row Input<br>Internal Flash Access Interface: Flash output enable      |
| GP35<br>KR5<br>WE# | 97  | I/O <sub>16tsh</sub> | General Purpose I/O Function<br>Keyboard Matrix Row Input<br>Internal Flash Access Interface: Flash write enable       |
| GP34<br>KR4<br>ALE | 98  | I/O <sub>16tsh</sub> | General Purpose I/O Function<br>Keyboard Matrix Row Input<br>Internal Flash Access Interface: Address latch enable     |
| GP33<br>KR3        | 99  | I/O <sub>16tsh</sub> | General Purpose I/O Function<br>Keyboard Matrix Row Input                                                              |
| GP32<br>KR2        | 100 | I/O <sub>16tsh</sub> | General Purpose I/O Function<br>Keyboard Matrix Row Input                                                              |
| GP31<br>KR1        | 101 | I/O <sub>16tsh</sub> | General Purpose I/O Function<br>Keyboard Matrix Row Input                                                              |
| GP30<br>KR0        | 102 | I/O <sub>16tsh</sub> | General Purpose I/O Function<br>Keyboard Matrix Row Input                                                              |



## 5.8 GPIO4 Part

### General Purpose I/O Function

Change the value of GPIO 4 data register (GPIO4) and GPIO 4 direction register (GPIOD4) to determine 8 input/output.

### Universal Asynchronous Serial I/O Function

Change the value of chip control 1 register bit 3 (UART Function Enable) to enable Universal Asynchronous Serial I/O Function.

### Hardware Keyboard Reset Function

Change the value of keyboard control register bit4 (Port 92 Enable) and bit3 (Hardware Keyboard Reset Control Enable) to enable Hardware Keyboard Reset Function.

### Hardware Gate A20 Function

Change the value of keyboard control register bit4 (Port 92 Enable) and bit2 (Hardware Gate A20 Control Enable) to enable Hardware Gate A20 Function.

Table 5-9 GPIO4 pin configuration table

| SYMBOL            | PIN | I/O                  | FUNCTION                                                                                       |
|-------------------|-----|----------------------|------------------------------------------------------------------------------------------------|
| GP47              | 61  | I/O <sub>16tsh</sub> | General Purpose I/O Function                                                                   |
| GP46<br>CLKRUN#   | 62  | I/O <sub>16tsh</sub> | General Purpose I/O Function<br>Advance LPC function: It is used to request starting the clock |
| GP45<br>GATE_A20  | 63  | I/O <sub>16tsh</sub> | General Purpose I/O Function<br>Gate A20 output                                                |
| GP44<br>KBRST#    | 64  | I/O <sub>16tsh</sub> | General Purpose I/O Function<br>CPU reset output                                               |
| GP43<br>TXD       | 65  | I/O <sub>16tsh</sub> | General Purpose I/O Function<br>UART TX output                                                 |
| GP42<br>RXD       | 66  | I/O <sub>16tsh</sub> | General Purpose I/O Function<br>UART RX Input                                                  |
| GP41<br>FAN_TACH1 | 67  | I/O <sub>16tsh</sub> | General Purpose I/O Function<br>Fan tachometer 1                                               |
| GP40<br>FAN_TACH0 | 68  | I/O <sub>16tsh</sub> | General Purpose I/O Function<br>Fan tachometer 0                                               |