imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





128Mb Mobile LPSDR

TABLE OF CONTENTS	
1. GENERAL DESCRIPTION	4
2. FEATURES	4
3. PIN CONFIGURATION	5
3.1 Ball Assignment: LPSDR X 16	
3.2 Ball Assignment: LPSDR X 32	
4. PIN DESCRIPTION.	
4.1 Signal Description	
4.2 Addressing Table	
5. BLOCK DIAGRAM	
6. ELECTRICAL CHARACTERISTICS	
6.1 Absolute Maximum Ratings	
6.2 Operating Conditions	
6.3 Capacitance	
6.4 DC Characteristics	
6.5 Automatic Temperature Compensated Self Refresh Current Feature	
6.6 AC Characteristics And AC Operating Conditions	
6.6.1 AC Characteristics	
6.6.2 AC Test Condition	
6.6.3 AC Latency Characteristics	
7. FUNCTION DESCRIPTION	15
7.1 Command Function	. 15
7.1.1Table 1. Truth Table	
7.1.2 Functional Truth Table	. 16
7.1.3 Function Truth Table for CKE	. 19
7.1.4 Bank Activate Command	
7.1.5 Bank Precharge Command	
7.1.6 Precharge All Command	
7.1.7 Write Command	
7.1.8 Write with Auto Precharge Command	
7.1.9 Read Command	
7.1.10 Read with Auto Precharge Command 7.1.11 Extended Mode Register Set Command	
7.1.12 Mode Register Set Command	
7.1.12 Mode Hegister Get Command	
7.1.14 Burst Stop Command	
7.1.15 Device Deselect Command	
7.1.16 Auto Refresh Command	
7.1.17 Self Refresh Entry Command	
7.1.18 Self Refresh Exit Command	
7.1.19 Clock Suspend Mode Entry/Power Down Mode Entry Command	
7.1.20 Clock Suspend Mode Exit/Power Down Mode Exit Command	. 21

128Mb Mobile LI 7.1.21 Data Write/Output Enable, Data Mask/Output Disable Command 8. OPERATION	22 22 22 23 23 23 23 24 25 26 27 28
 B. OPERATION	22 22 23 23 23 23 23 23 23 24 25 26 27 28
 8.1 Read Operation	22 22 23 23 23 24 25 26 27 28
 8.2 Write Operation 8.3 Precharge	22 23 23 23 24 25 26 27 28
 8.3 Precharge	23 23 23 24 25 26 27 28
 8.3.1 Auto Precharge	23 23 24 25 26 27 28
 8.3.2 READ with auto precharge interrupted by a READ (with or without auto precharge)	23 24 25 26 27 28
 8.3.3 READ with auto precharge interrupted by a WRITE (with or without auto precharge)	24 25 26 27 28
 8.3.5 WRITE with auto precharge interrupted by a WRITE (with or without auto precharge) 8.4 Burst Termination 8.5 Mode Register Operation 	26 27 28
8.4 Burst Termination 8.5 Mode Register Operation	27 28
8.5 Mode Register Operation	28
	00
8.5.1 Burst Length field (A2~A0)	
8.5.2 Addressing Mode Select (A3)	
8.5.3 Addressing Sequence for Sequential Mode	
8.5.4 Addressing Sequence for Interleave Mode 8.5.5 Addressing Sequence Example (Burst Length = 8 and Input Address is 13)	
8.5.6 Read Cycle CAS Latency = 3	
8.5.7 CAS Latency field (A6~A4)	
8.5.8 Mode Register Definition	
8.6 Extended Mode Register Description	
8.7 Simplified State Diagram	
9.1 Command Input Timing	
9.2 Read Timing	
9.3 Control Timing of Input Data (x16)	
9.4 Control Timing of Output Data (x16)	
9.5 Control Timing of Input Data (x32)	
9.6 Control Timing of Output Data (x32)	
9.7 Mode register Set (MRS) Cycle	
). OPERATING TIMING EXAMPLE	
10.1 Interleaved Bank Read (Burst Length = 4, \overline{CAS} Latency = 3)	
10.2 Interleaved Bank Read (Burst Length = 4, \overline{CAS} Latency = 3, Auto Precharge)	43
10.3 Interleaved Bank Read (Burst Length = 8, CAS Latency = 3)	44
10.4 Interleaved Bank Read (Burst Length = 8, \overline{CAS} Latency = 3, Auto Precharge)	45
10.5 Interleaved Bank Write (Burst Length = 8)	
10.6 Interleaved Bank Write (Burst Length = 8, Auto Precharge)	
10.7 Page Mode Read (Burst Length = 4, \overline{CAS} Latency = 3)	
10.8 Page Mode Read / Write (Burst Length = 8, \overline{CAS} Latency = 3)	
 10.9 Auto Precharge Read (Burst Length = 4, CAS Latency = 3) 10.10 Auto Precharge Write (Burst Length = 4) 	50



128Mb Mobile LPSDR

10.11 Auto Refresh Cycle 52
10.12 Self Refresh Cycle 53
10.13 Power Down Mode 54
10.14 Burst Read and Single Write (Burst Length = 4, \overline{CAS} Latency = 3)
10.15 Deep Power Down Mode Entry 56
10.16 Deep Power Down Mode Exit57
10.17 Auto Precharge Timing (Read Cycle) 58
10.18 Auto Precharge Timing (Write Cycle) 59
10.19 Timing Chart of Read to Write Cycle 60
10.20 Timing Chart for Write to Read Cycle 60
10.21 Timing Chart for Burst Stop Cycle (Burst Stop Command)61
10.22 Timing Chart for Burst Stop Cycle (Precharge Command)
10.23 CKE/DQM Input Timing (Write Cycle) 62
10.24 CKE/DQM Input Timing (Read Cycle)63
11. PACKAGE DIMENSION
11.1 : LPSDR X 16
11.2 : LPSDR X 32
12.ORDERING INFORMATION
13. REVISION HISTORY



1. GENERAL DESCRIPTION

The Winbond 128Mb Low Power SDRAM is a low power synchronous memory containing 134,217,728 memory cells fabricated with Winbond high performance process technology.

It is designed to consume less power than the ordinary SDRAM with low power features essential for applications which use batteries. It is available in two organizations: 1,048,576 words × 4 banks × 32 bits or 2,097,152 words × 4 banks × 16 bits. The device operates in a fully synchronous mode, and the output data are synchronized to positive edges of the system clock and is capable of delivering data at clock rate up to 166MHz. The device supports special low power functions such as Partial Array Self Refresh (PASR) and Automatic Temperature Compensated Self Refresh (ATCSR).

The Low Power SDRAM is suitable for 2.5G / 3G cellular phone, PDA, digital still camera, mobile game consoles and other handheld applications where large memory density and low power consumption are required. The device operates from 1.8V power supply, and supports the 1.8V LVCMOS bus interface.

2. FEATURES

 Power supply VDD = 1.7V~1.95V VDDQ = 1.7V~1.95V Frequency : 166MHz (-6) ,133MHz(-75) Programmable Partial Array Self Refresh Power Down Mode Deep Power Down Mode (DPD) Programmable output buffer driver strength Automatic Temperature Compensated Self Refresh 	 CAS Latency: 2 and 3 Burst Length: 1, 2, 4, 8, and full page Refresh: 4K refresh cycle / 64ms Interface: LVCMOS Support package : 54 balls VFBGA (x16) 90 balls VFBGA (x32) Operating Temperature Range Extended (-25°C ~ +85°C) Industrial (-40°C ~ +85°C)
--	--

128Mb Mobile LPSDR

3. PIN CONFIGURATION

3.1 Ball Assignment: LPSDR X 16

	54Ball FBGA										
	1	2	3	4	5	6	6 7 8		9		
Α	VSS	DQ15	VSSQ				VDDQ	DQ0	VDD		
В	DQ14	DQ13	VDDQ		VSSQ [DQ2	DQ1			
С	DQ12	DQ11	VSSQ				VDDQ DQ4		DQ3		
D	DQ10	DQ9	VDDQ				VSSQ	DQ6	DQ5		
E	DQ8	NC	VSS				VDD	LDQM	DQ7		
F	UDQM	CLK	CKE				CAS	RAS	WE		
G	NC	A11	A9				BA0	BA1	CS		
Н	A8	A7	A6				A0	A1	A10		
J	VSS	A5	A4				A3	A2	VDD		

(Top View)

3.2 Ball Assignment: LPSDR X 32

				ç	90B	all F	BGA		
	1	2	3	4	5	6	7	8	9
А	DQ26	DQ24	VSS		VDD		VDD	DQ23	DQ21
В	DQ28	VDDQ	VSSQ				VDDQ	VSSQ	DQ19
С	VSSQ	DQ27	DQ25				DQ22 DQ20		VDDQ
D	VSSQ	DQ29	DQ30		DQ17		DQ17	DQ18	VDDQ
Е	VDDQ	DQ31	NC		NC DQ16		VSSQ		
F	VSS	DQM3	A3				A2 DQM2		VDD
G	A4	A5	A6			A10		A0	A1
Н	A7	A8	NC				NC BA1		A11
J	CLK	CKE	A9				BA0	RS	RAS
К	DQM1	NC	NC				CAS	WE	DQM0
L	VDDQ	DQ8	VSS				VDD	DQ7	VSSQ
М	VSSQ	DQ10	DQ9				DQ6	DQ5	VDDQ
Ν	VSSQ	DQ12	DQ14				DQ1	DQ3	VDDQ
Ρ	DQ11	VDDQ	VSSQ				VDDQ	VSSQ	DQ4
R	DQ13	DQ15	VSS				VDD	DQ0	DQ2

(Top View)

4. PIN DESCRIPTION

4.1 Signal Description

BALL NAME	FUNCTION	DESCRIPTION
A [n : 0]	Address	Multiplexed pins for row and column address. A10 is Auto Precharge Select
BA0, BA1	Bank Select	Select bank to activate during row address latch time, or bank to read/write during address latch time.
DQ0~DQ15 (×16) DQ0~DQ31 (×32)	Data Input/ Output	Multiplexed pins for data output and input.
CS	Chip Select	Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues.
RAS	Row Address Strobe	$\begin{array}{c} \mbox{Command input. When sampled at the rising edge of the clock,} \\ \hline $
CAS	Column Address Strobe	Referred to RAS
WE	Write Enable	Referred to WE
UDQM / LDQM(x16) DQM0 ~ DQM3 (x32)	I/O Mask	The output buffer is placed at Hi-Z (with latency of 2 in CL=2, 3;) when DQM is sampled high in read cycle. In write cycle, sampling DQM high will block the write operation with zero latency
CLK	Clock Inputs	System clock used to sample inputs on the rising edge of clock.
CKE	Clock Enable	CKE controls the clock activation and deactivation. When CKE is low, Power Down mode, Suspend mode or Self Refresh mode is entered.
VDD	Power	Power supply for input buffers and logic circuit inside DRAM.
VSS	Ground	Ground for input buffers and logic circuit inside DRAM.
VDDQ	Power for I/O Buffer	Power supply separated from VDD, used for output buffers to improve noise.
VSSQ	Ground for I/O Buffer	Separated ground from VSS, used for output buffers to improve noise.
NC	No Connection	No connection


4.2 Addressing Table

ITE	N	128 Mb	
Number of banks			
Bank address pins	BA0,BA1		
Auto precharge pin	A10/AP		
	Row addresses	A0-A11	
X16	Column addresses	A0-A8	
	Refresh count	4K	
	Row addresses	A0-A11	
x32	Column addresses	A0-A7	
	Refresh count	4K	



128Mb Mobile LPSDR

5. BLOCK DIAGRAM





128Mb Mobile LPSDR

6. ELECTRICAL CHARACTERISTICS

6.1 Absolute Maximum Ratings

PARAMETER	SYMBOL	VAL	UES	UNITS
PARAMETER	STMBOL	MIN	MAX	UNIT5
Voltage on VDD relative to VSS	VDD	-0.3	2.7	V
Voltage on VDDQ relative to VSS	VDDQ	-0.3	2.7	V
Voltage on any pin relative to VSS	VIN, VOUT	-0.3	2.7	V
Operating Temperature	Тс	-25 -40	85 85	°C
Storage Temperature	TSTG	-55	150	°C
Short Circuit Output Current	IOUT		±50	mA
Power Dissipation	PD		1.0	W

6.2 Operating Conditions

(Notes : 1)

PARAMETER	SYMBOL	MIN.	ТҮР	MA X.	UNIT
			•		
Supply Voltage	VDD	1.7	1.8	1.95	V
Supply Voltage (for I/O Buffer)	VDDQ	1.7	1.8	1.95	V
Input High level Voltage	VIH	0.8*VDDQ	-	VDDQ + 0.3	V
Input Low level Voltage	VIL	-0.3	-	+0.3	V
LVCOMS Output "H" Level Voltage (IOUT = -0.1 mA)	VOH	0.9*VDDQ	-	-	V
LVCMOS Output "L" Level Voltage (IOUT = +0.1 mA)	VOL	-	-	0.2	V
Input Leakage Current ($0V \le VIN \le VDD$, all other pins not under test = $0V$)	II(L)	-1	-	1	μA
Output Leakage Current (Output disable , $0V \le VOUT \le VDDQ$)	IO(L)	-5	-	5	μA

Note: VIH(max) = VDD/ VDDQ+1.2V for pulse width \leq 5 ns , VIL(min) = VSS/ VSSQ-1.2V for pulse width \leq 5 ns

6.3 Capacitance

 $(V_{DD} = 1.7V \sim 1.9V, f = 1 MHz, T_A = 25^{\circ}C)$

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input Capacitance : All other input-only	CI	1.5	3.0	pf
Input Capacitance (CLK)	CCLK	1.5	3.5	pf
Input/Output capacitance	CIO	3.0	5.0	pf

Note: These parameters are periodically sampled and not 100% tested.



128Mb Mobile LPSDR

6.4 DC Characteristics

(X16)

PARAMETER / CONDITION		SYM.		-75	UNIT	NOTES
			MAX.	MAX.	•	
Operating current: Active mode, 1 bank, BL = 1, tRC = tRC (min), lout=0mA, Active Precharge command cycling without burst operation.	IDD1		38	35	mA	2, 3, 4
Standby current:	Low power		0.23	0.23	mA	5
Power-down mode, All banks idle, CKE = LOW.	10025	Normal power	0.28	0.28	1117 (0
Standby current: Nonpower-down mode, All banks idle, CKE = HIGH.	ldd2N		10	10	mA	
Standby current: Active mode; CKE = LOW, CS# = HIGH, All banks active, No accesses in progress.	ldd3P		3	3	mA	3, 4, 6
Standby current: Active mode, CKE = HIGH, CS# = HIGH, All banks active after tRCD met, No accesses in progress.	ldd3N		20	15	mA	3, 4, 6
Operating current: Burst mode, All banks active, lout=0mA, READ/WRITE command cycling,	ldd4		75	70	mA	2, 3, 4
Auto refresh current: tRFC=tRFC (MIN), Auto refresh command cycling	ldd5		50	50	mA	2, 3, 4, 6
Deep Power Down Mode	lzz		10	10	μA	5,8



128Mb Mobile LPSDR

(X32)	
(,	

PARAMETER / CONDITION	SYN	И.	-6 MAX.	-75 MAX.	UNIT	NOTES
Operating current: Active mode, 1 bank, BL = 1, tRC = tRC (min), lout=0mA, Active Precharge command cycling without burst operation.	IDD)1	38	35	mA	2, 3, 4
Standby current:	ldd2P	Low power	0.23	0.23	mA	5
Power-down mode, All banks idle, CKE = LOW.	IUUZF	Normal power	0.28	0.28	ША	5
Standby current: Nonpower-down mode, All banks idle, CKE = HIGH.	ldd2	2N	10	10	mA	
Standby current: Active mode; CKE = LOW, CS# = HIGH, All banks active, No accesses in progress.	ldd3P		3	3	mA	3, 4, 6
Standby current: Active mode, CKE = HIGH, CS# = HIGH, All banks active after tRCD met, No accesses in progress.	Idd3	BN	20	15	mA	3, 4, 6
Operating current: Burst mode, All banks active, lout=0mA, READ/WRITE command cycling,	ldd4		75	70	mA	2, 3, 4
Operating current: Active mode, 1 bank, BL = 1, tRC = tRC (min), lout=0mA, Active Precharge command cycling without burst operation.	ldd5		50	50	mA	2, 3, 4, 6
Standby current: Power-down mode, All banks idle, CKE = LOW.	lzz	2	10	10	μA	5,8

Notes:

- 1. A full initialization sequence is required before proper device operation is ensured.
- 2. Idd is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 3. The ldd current will increase or decrease proportionally according to the amount of frequency alteration for the test condition.
- 4. Address transitions average one transition every 2 clocks.
- 5. Measurement is taken 500ms after entering into this operating mode to provide tester measuring unit settling time.
- 6. Other input signals can transition only one time for every 2 clocks and are otherwise at valid Vih or Vil levels.
- 7. CKE is HIGH during the REFRESH command period tRFC (MIN) else CKE is LOW. The Idd7 limit is a nominal value and does not result in a fail value.
- 8. Typical values at 25°C (not a maximum value).



128Mb Mobile LPSDR

6.5 Automatic Temperature Compensated Self Refresh Current Feature

IDD6	Low F	Power	Normal	Units	
TCSR Range	45 ℃	85 ℃	45 ℃	85 ℃	
Full Array	180	230	220	280	
1/2 Array	160	200	190	250	uA
1/4 Array	150	180	170	230	

Note:

- 1. A full initialization sequence is required before proper device operation is ensured.
- 2. Measurement is taken 500ms after entering into this operating mode to provide tester measuring unit settling time.
- 3. Enables on-die refresh and address counters.
- 4. Values for Idd6 85°C full array and partial array are guaranteed for the entire temperature range.
- 5. IDD6 is typical value.



6.6 AC Characteristics And AC Operating Conditions

F

6.6.1 AC Characteristics

*CL= CAS Latency; (Notes: 5,6,7)

		0.41	-	·6	-	75		
PARAMETER	ł	SYM	MIN.	MAX.	MIN.	MAX.	UNIT	NOTE
Ref/Active to Ref/Active Command Period		tRC	60		72.5	-	ns	8
Active to precharge Command Period		tRAS	42	100000	50	100000	ns	8
Active to Read/Write Command Delay Time		tRCD	18		18	-	ns	8
Read/Write(a) to Read/Write(b)Command Period		tCCD	1		1	-	CLK	8
Precharge to Active Command Period		tRP	18		18	-	ns	8
Active(a) to Active(b) Command Period		tRRD	12		15	-	ns	8
Write Recovery Time		tWR	15		15	-	ns	
Write-Recovery Time (Last data to Read)		tLDR	1		1		CLK	
CLK Cycle Time	CL * = 3 CL * = 2	tCK	6 12	1000 1000	7.5 12	1000 1000	ns ns	
CLK High Level width		tCH	2		2.5	-	ns	
CLK Low Level width		tCL	2		2.5	-	ns	
	CL * = 3	140		5.4	-	5.4	ns	
Access Time from CLK	CL * = 2	tAC		6	-	8	ns	
Output Data Hold Time		tOH	2.5		2.5	-	ns	
Output Data High	CL * = 3	tHZ		5.4	-	5.4	ns	7
Impedance Time	CL * = 2			6	-	6	ns	7
Output Data Low Impedance Time		tLZ	1		1	-	ns	
Power Down Mode Entry Time		tSB	0	6	0	7.5	ns	
Transition Time of CLK (Rise and Fall)		tT	0.3	1	0.3	1.2	ns	
Data-in Set-up Time		tDS	1.5		1.5	-	ns	
Data-in Hold Time		tDH	1		1	-	ns	
Address Set-up Time		tAS	1.5		1.5	-	ns	
Address Hold Time		tAH	1		1	-	ns	
CKE Set-up Time		tCKS	1.5		1.5	-	ns	
CKE Hold Time		tCKH	1		1	-	ns	
Command Set-up Time		tCMS	1.5		1.5	-	ns	




128Mb Mobile LPSDR

PARAMETER	SYM	-	6	-7	75	UNIT	NOTE
FANAWEIEN	511	MIN.	MAX.	MIN.	MAX.	UNIT	NOTE
Command Hold Time	tCMH	1		1	-	ns	
Refresh Time	tREF		64		64	ms	
Mode register Set Cycle Time	tRSC	12		15	-	ns	8
Ref to Ref/Active Command period	tRFC	72		72	-	ns	
Self Refresh exit to next valid command delay	tXSR	115		115	-	ns	

6.6.2 AC Test Condition

SYMBOL	PARAMETER	VALUE	UNIT
VIH(min)	Input High Voltage Level (AC)	0.8 x VDDQ	V
VIL(max)	Input Low Voltage Level (AC)	0.2 x VDDQ	V
VREF	Input Signal Reference Level	0.5 x VDDQ	V
VOTR	Output Signal Reference Level	0.5 x VDDQ	V
SLEW	Input Signal Slew Rate	1	V/ns



Transition times are measured between VIH and VIL.



Note :

- 1. Conditions outside the limits listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. Exposure to "ABSOLUTE MAXIMUM RATINGS" conditions for extended periods may affect deice reliability.
- 2. All voltages are referenced to VSS and VSSQ.
- 3. These parameters depend on the cycle rate. These values are measured at a cycle rate with the minimum values of tCK and tRC . Input signals transition once per tCK period.
- 4. These parameters depend on the output loading. Specified values are obtained with the output open.
- 5. Power-up sequence is described in Note 9.
- 6. AC TEST CONDITIONS : (refer to 6.6.2)
- 7. tHZ defines the time at which the outputs achieve the open circuit condition and is not referenced to output voltage levels.
- 8. These parameters account for the number of clock cycles and depend on the operating frequency of the clock, as follows: The number of clock cycles = specified value of timing / clock period (count fractions as a whole number)
- 9. Power up Sequence : The SDRAM should be powered up by the following sequence of operations.
 - a. Power must be applied to VDD before or at the seme time as VDDQ while all input signals are held in the "NOP" state. The CLK signal will be applied at power up with power.
 - b. After power-up a pause of at least 200 uA is required. It is required that DQM and CKE signals must be held "High" (VDD levels) to ensure that the DQ output is in High-impedance state.
 - c. All banks must be precharged.
 - d. The Mode Register Set command must be issued to initialize the Mode Register.
 - e. The Extended Mode Register Set command must be issued to initialize the Extended Mode Register.
 - f. Issue two or more Auto Refresh dummy cycles to stabilize the internal circuitry of the device.

The Mode Register Set command can be invoked either before or after the Auto Refresh dummy cycles.

CKE to clock disable (CKE Latency)		1		
DQM to output in High-Z (Read DQM Latency)		2		
DQM to input data delay (Write DQM Latency)		0		
Write command to input data (Write Data Latency)		0		
$\overline{\text{CS}}$ to Command input ($\overline{\text{CS}}$ Latency)		0		
Preskarre to DO LIL 7 Logd time	CL = 2	2		
Precharge to DQ Hi-Z Lead time	CL = 3	3	Cycle	
Dracharge to Lest Volid data out	CL = 2	1		
Precharge to Last Valid data out	CL = 3	2		
Rurat Stan Command to DO LLi Z Load time	CL = 2	2		
Burst Stop Command to DQ Hi-Z Lead time	CL = 3	3		
Durat Stan Commond to Loot Valid data out	CL = 2	1		
Burst Stop Command to Last Valid data out	CL = 3	2		
Dead with Auto Precharge Command to Active/Def Command	CL = 2	BL+ tRP		
Read with Auto Precharge Command to Active/Ref Command	CL = 3	BL+ tRP	Cuolo I no	
Write with Auto Procharge Command to Active/Pot Command	BL+1 + tRP	Cycle + ns		
Write with Auto Precharge Command to Active/Ref Command	CL = 3	BL+1 + tRP		

6.6.3 AC Latency Characteristics



7. FUNCTION DESCRIPTION

FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF

7.1 Command Function

7.1.1Table 1. Truth Table

(Note (1) and (2))

Symbol	Command	Device State	CKEn-1	CKEn	DQM(5)	BS0, BS1	A10	An~A0	ଅ	RAS	CAS	WE
ACT	Bank Activate	Idle (3)	Н	х	х	V	V	V	L	L	Н	Н
PRE	Bank Precharge	Any	Н	Х	Х	V	L	Х	L	L	Н	L
PREA	Precharge All	Any	Н	Х	Х	Х	Н	Х	L	L	Н	L
WRIT	Write	Active (3)	Н	Х	Х	V	L	V	L	Н	L	L
WRITA	Write with Auto Precharge	Active (3)	Н	Х	Х	V	Н	V	L	Н	L	L
READ	Read	Active (3)	Н	Х	Х	V	L	V	L	Н	L	Н
READA	Read with Auto Precharge	Active (3)	Н	Х	Х	V	Н	V	L	Н	L	Н
MRS	Mode Register Set	ldle	Н	Х	Х	V	V	V	L	L	L	L
EMRS	Extended Mode Register Set	Idle	Н	х	х	V	V	V	L	L	L	L
NOP	No-Operation	Any	Н	Х	Х	Х	Х	Х	L	Н	Н	Н
BST	Burst stop	Active (4)	Н	Х	Х	Х	Х	Х	L	Н	Н	L
DSL	Device Deselect	Any	Н	Х	Х	Х	Х	Х	Н	Х	Х	Х
AREF	Auto-Refresh	ldle	Н	Н	Х	Х	Х	Х	L	L	L	Н
SELF	Self-Refresh Entry	ldle	Н	L	Х	Х	Х	Х	L	L	L	Н
SELEX	Self-Refresh Exit	ldle (Self Refresh)	L	н	х	х	х	х	H	X H	X H	X H
CSE	Clock Suspend Mode Entry	Active	Н	L	х	х	х	х	х	х	х	х
PD	Power Down Mode Entry	Idle/Active (6)	н	L	х	х	х	х	H	X H	X H	X H
CSEX	Clock Suspend Mode Exit	Active	L	н	х	х	х	х	Х	х	х	Х
		Any							Н	х	х	Х
PDEX	Power Down Mode Exit	(Power Down)	L	н	Х	Х	Х	Х	L	н	Н	Х
DE	Data Write/Output Enable	Active	Н	Х	L	Х	Х	Х	Х	х	х	Х
DD	Data Write/Output Disable	Active	Н	Х	Н	Х	Х	Х	Х	х	х	Х
DPD	Deep Power Down Mode Entry	ldle	Н	L	х	х	х	х	L	н	н	L
DPDE	Deep Power Down Mode Exit	Idle (DPD)	L	н	х	х	х	х	х	х	х	х

Note

1. V = Valid, × = Don't Care, L = Low level, H = High level

2. CKEn signal is input level when commands are issued.

CKEn-1 signal is input level one clock cycle before the commands are issued.

3. These are state designated by the BS0, BS1 signals.

4. Device state is Full Page Burst operation.

- 5. x32: DQM0-3, x16 : LDQM / UDQM
- 6. Power Down Mode cannot entry in the burst cycle.

When this command assert in the burst cycle, device state is clock suspend mode.



128Mb Mobile LPSDR

7.1.2 Functional Truth Table

(See Note 1 at the end of this Table)

Current State	CS	RAS	CAS	WE	Address	Command	Action	Note
	Н	Х	Х	Х	х	DSL	Nop	
	L	Н	Н	Х	х	NOP/BST	Nop	
	L	Н	L	Н	BS, CA, A10	READ/READA	ILLEGAL	3
اطام	L	Н	L	L	BS, CA, A10	WRIT/WRITA	ILLEGAL	3
Idle	L	L	Н	Н	BS, RA	ACT	Row activating	
	L	L	Н	L	BS, A10	PRE/PREA	Nop	
	L	L	L	Н	Х	AREF/SELF	Refresh or Self refresh	2
	L	L	L	L	Op-Code	MRS/EMRS	Mode register accessing	2
	Н	Х	Х	Х	Х	DSL	Nop	
	L	Н	Н	Х	Х	NOP/BST	Nop	
	L	Н	L	Н	BS, CA, A10	READ/READA	Begin read: Determine AP	4
Dow octive	L	Н	L	L	BS, CA, A10	WRIT/WRITA	Begin write: Determine AP	4
Row active	L	L	Н	Н	BS, RA	ACT	ILLEGAL	3
	L	L	Н	L	BS, A10	PRE/PREA	Precharge	5
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Х	Х	Х	DSL	Continue burst to end	
	L	Н	Н	Н	Х	NOP	Continue burst to end	
	L	Н	Н	L	Х	BST	Burst stop	
	L	Н	L	Н	BS, CA, A10	READ/READA	Term burst, new read: Determine AP	6
Read	L	Н	L	L	BS, CA, A10	WRIT/WRITA	Term burst, begin write: Determine AP	6,7
	L	L	Н	Н	BS, RA	ACT	ILLEGAL	3
	L	L	Н	L	BS, A10	PRE/PREA	Term burst, precharging	
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Х	Х	Х	DSL	Continue burst to end.	
	L	Н	Н	Н	Х	NOP	Continue burst to end	
	L	Н	Н	L	Х	BST	Burst stop, row active	
	L	н	L	Н	BS, CA, A10	READ/READA	Term burst, start read: Determine AP	6, '
Write	L	Н	L	L	BS, CA, A10	WRIT/WRITA	Term burst, new write: Determine AP	6
	L	L	Н	Н	BS, RA	ACT	ILLEGAL	3
	L	L	Н	L	BS, A10	PRE/PREA	Term burst. precharging	8
	L	L	L	Н	х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	

F

128Mb Mobile LPSDR

Current State	CS	RAS	CAS	WE	Address	Command	Action	Notes
	Н	Х	Х	Х	Х	DSL	Continue burst to end	
	L	Н	Н	Н	х	NOP	Continue burst to end	
	L	Н	Н	L	х	BST	ILLEGAL	
Read with	L	Н	L	Н	BS, CA, A10	READ/READA	ILLEGAL	3
auto	L	Н	L	L	BS, CA, A10	WRIT/WRITA	ILLEGAL	3
precharge	L	L	Н	Н	BS, RA	ACT	ILLEGAL	3
	L	L	Н	L	BS, A10	PRE/PREA	ILLEGAL	3
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Х	Х	Х	DSL	Continue burst to end	
	L	Н	Н	Н	Х	NOP	Continue burst to end	
	L	Н	Н	L	Х	BST	ILLEGAL	
Write with	L	Н	L	Н	BS, CA, A10	READ/READA	ILLEGAL	3
auto	L	Н	L	L	BS, CA, A10	WRIT/WRITA	ILLEGAL	3
precharge	L	L	Н	Н	BS, RA	ACT	ILLEGAL	3
	L	L	Н	L	BS, A10	PRE/PREA	ILLEGAL	3
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Х	Х	Х	DSL	Nop \rightarrow Idle after tRP	
	L	Н	Н	Н	Х	NOP	Nop \rightarrow Idle after tRP	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Н	BS, CA, A10	READ/READA	ILLEGAL	3
Precharging	L	Н	L	L	BS, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BS, RA	ACT	ILLEGAL	3
	L	L	Н	L	BS, A10	PRE/PREA	Nop \rightarrow Idle after tRP	
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Х	Х	Х	DSL	Nop \rightarrow Row active after tRCD	
	L	Н	Н	Н	Х	NOP	Nop \rightarrow Row active after tRCD	
	L	н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	н	BS, CA, A10	READ/READA	ILLEGAL	3
Row activating	L	Н	L	L	BS, CA, A10	WRIT/WRITA	ILLEGAL	3
aouvaung	L	L	н	н	BS, RA	ACT	ILLEGAL	3
	L	L	н	L	BS, A10	PRE/PREA	ILLEGAL	3
			1	1				
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	



128Mb Mobile LPSDR

Current State	CS	RAS	CAS	WE	Address	Command	Action	Notes
	Н	Х	Х	Х	х	DSL	Nop \rightarrow Maintain Row active after tWR	
	L	Н	Н	Н	Х	NOP	Nop \rightarrow Maintain Row active after tWR	
	L	Н	Н	L	Х	BST	Nop \rightarrow Maintain Row active after tWR	
	L	Н	L	Н	BS, CA, A10	READ/READA	Begin Read	7
Write recovering	L	Н	L	L	BS, CA, A10	WRIT/WRITA	Begin new Write	
5	L	L	Н	Н	BS, RA	ACT	ILLEGAL	3
	L	L	Н	L	BS, A10	PRE/PREA	ILLEGAL	3
	L	L	L	Н	х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Х	Х	Х	DSL	Nop \rightarrow Enter precharge after tWR	
	L	Н	Н	Н	Х	NOP	Nop \rightarrow Enter precharge after tWR	
	L	Н	Н	L	Х	BST	Nop \rightarrow Enter precharge after tWR	
Write	L	Н	L	Н	BS, CA, A10	READ/READA	ILLEGAL	3
recovering with auto	L	Н	L	L	BS, CA, A10	WRIT/WRITA	ILLEGAL	3
precharge	L	L	Н	Н	BS, RA	ACT	ILLEGAL	3
	L	L	Н	L	BS, A10	PRE/PREA	ILLEGAL	3
	L	L	L	Н	х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Х	Х	Х	DSL	Nop \rightarrow Idle after tRFC	
	L	Н	Н	Н	Х	NOP	Nop \rightarrow Idle after tRFC	
	L	Н	Н	L	Х	BST	Nop \rightarrow Idle after tRFC	
Refreshing	L	Н	L	Х	Х	READ/WRIT	ILLEGAL	
	L	L	Н	Х	Х	ACT/PRE/PREA	ILLEGAL	
	L	L	L	х	х	AREF/SELF/MRS/ EMRS	ILLEGAL	
	Н	Х	Х	Х	Х	DSL	Nop \rightarrow Idle after tRSC	
	L	Н	Н	Н	Х	NOP	Nop \rightarrow Idle after tRSC	
Mode register	L	Н	Н	L	Х	BST	ILLEGAL	
accessing	L	Н	L	Х	Х	READ/WRIT	ILLEGAL	
	L	L	х	х	Х	ACT/PRE/PREA/ AREF/SELF/MRS/ EMRS	ILLEGAL	

Note:

1. All entries assume that CKE was active (High level) during the preceding clock cycle and the current clock cycle (CKEn-1 = CKEn = "1")

2. Illegal if any bank is not idle.

3. Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BS), depending on the state of that bank.

4. Illegal if tRCD is not satisfied.

- 5. Illegal if tRAS is not satisfied.
- 6. Must satisfy burst interrupt condition.

7. Must avoid bus contention, bus turn around, and/or satisfy write recovery requirements.

8. Must mask preceding data which don't satisfy tWR.

Remark: H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data



7.1.3 Function Truth Table for CKE

Current State	Cł	ΚE	ß	RAS	CAS	WE	Address	Action	Notes
Ourient State	n-1	n	3	RAS	CAS	VVE	Address	Action	NOLES
	Н	Х	Х	Х	Х	Х	Х	N/A	
	L	Н	Н	Х	Х	Х	Х	Exit Self Refresh \rightarrow Idle after tRFC	
Self refresh	L	Н	L	Н	Н	Н	Х	Exit Self Refresh \rightarrow Idle after tRFC	
Sentenesii	L	Н	L	Н	L	Х	х	ILLEGAL	
	L	Н	L	L	Х	Х	Х	ILLEGAL	
	L	L	Х	Х	Х	Х	Х	Maintain Self Refresh	
	Н	Х	Х	Х	Х	Х	Х	N/A	
Davies Davies	-		Н	Х	Х	Х	Х		
Power-Down	L	Н	L	Н	Н	Н	Х	Exit Power Down \rightarrow Idle after 1 clock cycle	
	L	L	Х	Х	Х	Х	Х	Maintain Power-Down	
	Н	Х	Х	Х	Х	Х	Х	N/A	
Deep Power-Down	L	Н	Х	Х	Х	Х	Х	Exit Deep Power-Down \rightarrow Exit Sequence	
-	L	L	Х	Х	Х	Х	Х	Maintain Deep Power-Down	
	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table	
	Н	L	Н	Х	Х	Х	Х	Enter Power-down	2
	Н	L	L	Н	Н	Н	Х	Enter Power-Down	2
All hereiter felle	Н	L	L	Н	Н	L	Х	Enter Deep Power-Down	3
All banks idle	Н	L	L	L	L	Н	Х	Self Refresh	1
	Н	L	L	Н	L	Х	Х	ILLEGAL	
	Н	L	L	L	Х	Х	Х	ILLEGAL	
	L	Х	Х	Х	Х	Х	Х	Power-Down	2
	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table	
	Н	L	Н	Х	Х	Х	Х	Enter Power down	2
	Н	L	L	Н	Н	Н	Х	Enter Power down	2
Row Active	Н	L	L	L	L	Н	Х	ILLEGAL	
	Н	L	L	Н	L	Х	Х	ILLEGAL	
	Н	L	L	L	Х	Х	Х	ILLEGAL	
	L	Х	Х	Х	Х	Х	Х	Power-Down \rightarrow Row Active or Maintain PD	
Any state other than listed above	Н	Н	х	х	х	х	х	Refer to Function Truth Table	

Note:

1. Self refresh can enter only from the all banks idle state.

2. Power-down can enter only from the all banks idle or row active state.

3. Deep power-down can enter only from the all banks idle state.

Remark: H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data



7.1.4 Bank Activate Command

$(\overline{RAS} = L, \overline{CAS} = H, \overline{WE} = H, BA0, BA1 = Bank, A0~An = Row Address)$

The Bank Activate command activates the bank designated by the BS (Bank Select) signal.

Row addresses are latched on A0~An when this command is issued and the cell data is read out to the sense amplifiers. The maximum time that each bank can be held in the active state is specified as tRAS (max).

7.1.5 Bank Precharge Command

$(\overline{RAS} = L, \overline{RAS} = H, \overline{WE} = L, BA0, BA1 = Bank, A10 = L)$

The Bank Precharge command is used to close (or precharge) the bank that is activated. Using this command, systems can designated the bank to be closed by specifying the BS address bit setting in the command set. A Precharge command can be used to precharge each bank separately (Bank Precharge) or all four banks simultaneously (Precharge All). After the Bank Precharge command is issued, any one bank can close, and the closed bank transitions from the active state to the idle state. To re-activate the closed bank, a system has to wait the minimum tRP delay after issuing the Precharge command before issuing the Active Command for the device to complete the Precharge operation.

7.1.6 Precharge All Command

$(\overline{RAS} = L, \overline{CAS} = H, \overline{WE} = L, BA0, BA1 = Don't care, A10 = H)$

The Precharge All command is used to precharge all banks simultaneously. After this command is issued, all four banks close and transition from the active state to the idle state.

7.1.7 Write Command

 $(\overline{RAS} = H, \overline{CAS} = L, \overline{WE} = L, BA0, BA1 = Bank, A10 = L)$

The Write command initiates a Write operation to the bank selected by BA0 and BA1 address inputs. The write data is latched at the positive edge of CLK. Users should preprogram the length of the write data (Burst Length) and the column access sequence (Addressing Mode) by setting the Mode Resister at power-up prior to using the Write command.

7.1.8 Write with Auto Precharge Command

 $(\overline{RAS} = H, \overline{CAS} = L, \overline{WE} = L, BA0, BA1 = Bank, A10 = H)$

The Write with Auto Precharge command performs the Precharge operation automatically after the Write operation. The internal precharge starts in the cycles immediately following the cycle in which the last data is written independent of \overline{CAS} Latency.

7.1.9 Read Command

 $(\overline{RAS} = H, \overline{CAS} = L, \overline{WE} = H, BA0, BA1 = Bank, A10 = L)$

The Read command performs a Read operation to the bank designated by BA0-1. The read data is issued sequentially synchronized to the positive edges of CLK. The length of read data (Burst Length), Addressing Mode and \overrightarrow{CAS} Latency (access time from \overrightarrow{CAS} command in a clock cycle) must be programmed in the Mode Register at power-up prior to the Write operation.

7.1.10 Read with Auto Precharge Command

 $(\overline{RAS} = H, \overline{CAS} = L, \overline{WE} = H, BA0, BA1 = Bank, A10 = H)$

The Read with Auto Precharge command automatically performs the Precharge operation after the Read operation. When the \overrightarrow{CAS} Latency = 3, the internal precharge starts two cycles before the last data is output. When the \overrightarrow{CAS} Latency = 2, the internal precharge starts one cycle before the last data is output.

7.1.11 Extended Mode Register Set Command

 $(\overline{RAS} = L, \overline{CAS} = L, \overline{WE} = L, BA0, BA1, A0~An = Register Data)$

The Extended Mode Register Set command is designed to support Partial Array Self Refresh, Temperature Compensated Self Refresh, and Output Driver Strength/Size by allowing users to program each value by setting predefined address bits. The default values in the Extended Mode Register after power-up are undefined; therefore this command must be issued during the power-up sequence. Also, this command can be issued while all banks are in the idle state.

128Mb Mobile LPSDR

7.1.12 Mode Register Set Command

 $(\overline{RAS} = L, \overline{CAS} = L, \overline{WE} = L, BA0, BA1, A0~An = Register Data)$

The Mode Register Set command is used to program the values of \overrightarrow{CAS} latency, Addressing Mode and Burst Length in the Mode Register. The default values in the Mode Register after power-up are undefined; therefore this command must be issued during the power-up sequence and re-issued after the Deep Power Down Exit Command. Also, this command can be issued while all banks are in the idle state.

7.1.13 No-Operation Command

 $(\overline{RAS} = H, \overline{CAS} = H, \overline{WE} = H)$

The No-Operation command is used in cases such as preventing the device from registering unintended commands. The device performs no operation when this command is registered. This command is functionally equivalent to the Device Deselect command.

7.1.14 Burst Stop Command

 $(\overline{RAS} = H, \overline{CAS} = H, \overline{WE} = L)$

The Burst stop command is used to stop the already activated burst operation. The activated page is left unclosed and future commands can be issued to access the same page of the active bank. If this command is issued during a burst read operation, the

read data will go to a Hi-Z state after a delay equal to the CAS latency. If a burst stop command is issued during a burst write operation, then the burst data is terminated and data bus goes to Hi-Z at the same clock that the burst command is activated. Any remaining data from the burst write cycle is ignored.

7.1.15 Device Deselect Command

 $(\overline{CS} = H)$

The Device Deselect command disables the command decoder so that the \overline{RAS} , \overline{CAS} , \overline{WE} and Address inputs are ignored. This command is similar to the No-Operation command.

7.1.16 Auto Refresh Command

 $(\overrightarrow{RAS} = L, \overrightarrow{CAS} = L, WE = H, CKE = H, BA0, BA1, A0~An = Don't care)$

The Auto Refresh command is used to refresh the row address provided by the internal refresh counter. The Refresh operation must be performed 8192 times within 64 ms. The next command can be issued after tRC from the end of the Auto Refresh command. When the Auto Refresh command is issued, All banks must be in the idle state. The Auto Refresh operation is equivalent to the

 \overline{CAS} -before- \overline{RAS} operation in a conventional DRAM.

7.1.17 Self Refresh Entry Command

 $(\overrightarrow{RAS} = L, \overrightarrow{CAS} = L, WE = H, CKE = L, BA0, BA1, A0~An = Don't care)$

When the Self Refresh Entry command is issued, the device enters the Self Refresh mode. While the device is in Self Refresh mode, the device automatically refreshes memory cells, and all input and I/O buffers (except the CKE buffer) are disabled. By asserting the CKE signal "high" (and by issuing the Self Refresh Exit command), the device exits the Self Refresh mode.

7.1.18 Self Refresh Exit Command

 $(CKE = H, \overline{CS} = H \text{ or } CKE = H, \overline{RAS} = H, \overline{CAS} = H)$

This command is issued to exit out of the Self Refresh mode. One tRC delay is required prior to issuing any subsequent command from the end of the Self Refresh Exit command.

7.1.19 Clock Suspend Mode Entry/Power Down Mode Entry Command

(CKE = L)

The internal CLK is suspended for one cycle when this command is issued (when CKE is asserted "low"). The device state is held intact while the CLK is suspended. On the other hand, when the device is not operating the Burst cycle, this command performs entry into Power Down mode. All input and output buffers (except the CKE buffer) are turned off in Power Down mode.

7.1.20 Clock Suspend Mode Exit/Power Down Mode Exit Command

(CKE = H)

When the internal CLK has been suspended, operation of the internal CLK is resumed by providing this command (asserting CKE "high"). When the device is in Power Down mode, the device exits this mode and all disabled buffers are turned on to the active state. Any subsequent commands can be issued after one clock cycle from the end of this command.



128Mb Mobile LPSDR

7.1.21 Data Write/Output Enable, Data Mask/Output Disable Command

(DQM = L/H or LDQM, UDQM = L/H or DQM0-3=L/H)

During a Write cycle, the DQM or LDQM, UDQM or DQM0-3 signals mask write data. Each of these signals control the input buffers per byte. During a Read cycle, the DQM or LDQM, UDQM or DQM0-3 signals control of the output buffers per byte.

I/O Org.	MASK PIN	MASKED DQs
×16	LDQM	DQ0~DQ7
	UDQM:	DQ8~DQ15
×32	DQM0:	DQ0~DQ7
	DQM1:	DQ8~DQ15
	DQM2:	DQ16~DQ23
	DQM3:	DQ24~DQ31

8. OPERATION

8.1 Read Operation

Issuing the Bank Activate command to the idle bank puts it into the active state. When the Read command is issued after t_{RCD} from the Bank Activate command, the data is read out sequentially, synchronized to the positive edges of CLK (a Burst Read operation). The initial read data becomes available after \overline{CAS} Latency from the issuing of the Read command. The \overline{CAS} latency must be set in the Mode Register at power-up. In addition, the burst length of read data and Addressing Mode must be set. Each bank is held in the active state unless the Precharge command is issued, so that the sense amplifiers can be used as secondary cache.

When the Read with Auto Precharge command is issued, the Precharge operation is performed automatically after the Read cycle, then the bank is switched to the idle state. This command cannot be interrupted by any other commands. Also, when the Burst Length is 1 and t_{RCD} (min), the timing from the RAS command to the start of the Auto Precharge operation is shorter than t_{RAS} (min). In this case, t_{RAS} (min) must be satisfied by extending t_{RCD} .

When the Precharge operation is performed on a bank during a Burst Read operation, the Burst operation is terminated.

When the Burst Length is full-page, column data is repeatedly read out until the Burst Stop command or Precharge command is issued.

8.2 Write Operation

Issuing the Write command after t_{BCD} from the Bank Activate command, the input data is latched sequentially, synchronizing with the positive edges of CLK after the Write command (Burst Write operation). The burst length of the Write data (Burst Length) and Addressing Mode must be set in the Mode Register at power-up.

When the Write with Auto Precharge command is issued, the Precharge operation is performed automatically after the Write cycle, then the bank is switched to the idle state. This command cannot be interrupted by any other command for the entire burst data duration.

Also, when the Burst Length is 1 and t_{RCD} (min), the timing from the \overline{RAS} command to the start of the Auto Precharge operation is shorter than tRAS (min). In this case, t_{RAS} (min) must be satisfied by extending t_{RCD} .

When the Precharge operation is performed in a bank during a Burst Write operation, the Burst operation is terminated.

When the Burst Length is full-page, the input data is repeatedly latched until the Burst Stop command or the Precharge command is issued.

When the Burst Read and Single Write mode is selected, the write burst length is 1 regardless of the read burst length.



8.3 Precharge

There are two commands which perform the Precharge operation: Bank Precharge and Precharge All. When the Bank Precharge command is issued to the active bank, the bank is precharged and then switched to the idle state. The Bank Precharge command can precharge one bank independently of the other bank and hold the unprecharged bank in the active state. The maximum time each bank can be held in the active state is specified as t_{RAS} (max). Therefore, each bank must be precharged within t_{RAS} (max) from the Bank Activate command.

The Precharge All command can be used to precharge all banks simultaneously. Even if banks are not in the active state, the Precharge All command can still be issued. In this case, the Precharge operation is performed only for the active bank and the precharged bank is then switched to the idle state.

8.3.1 Auto Precharge


Auto precharge is a feature that performs the same individual-bank PRECHARGE function described previously, without requiring an explicit command. This is accomplished by using A10 to enable auto precharge in conjunction with a specific READ or WRITE command. A precharge of the bank/row that is addressed with the READ or WRITE command is automatically performed upon completion of the READ or WRITE burst.

Auto precharge ensures that the precharge is initiated at the earliest valid stage within a burst. Another command cannot be issued to the same bank until the precharge time (tRP) is completed. This is determined as if an explicit PRECHARGE command was issued at the earliest possible time.

Winbond SDRAM supports concurrent auto precharge; cases of concurrent auto precharge for READs and WRITEs are defined below.

8.3.2 READ with auto precharge interrupted by a READ (with or without auto precharge)


A READ to bank m will interrupt a READ on bank n following the programmed CAS latency. The precharge to bank n begins when the READ to bank m is registered.





8.3.3 READ with auto precharge interrupted by a WRITE (with or without auto precharge)

A WRITE to bank m will interrupt a READ on bank n when registered. DQM should be used two clocks prior to the WRITE command to prevent bus contention. The precharge to bank n begins when the WRITE to bank m is registered.



128Mb Mobile LPSDR

8.3.4 WRITE with auto precharge interrupted by a READ (with or without auto precharge)

A READ to bank m will interrupt a WRITE on bank n when registered, with the data-out appearing CL later. The precharge to bank n will begin after tWR is met, where tWR begins when the READ to bank m is registered. The last valid WRITE to bank n will be data in registered one clock prior to the READ to bank m.

