



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# Cortina Systems® LXT971A Single-Port 10/100 Mbps PHY Transceiver

## Datasheet

---

The Cortina Systems® LXT971A Single-Port 10/100 Mbps PHY Transceiver (LXT971A PHY) directly supports both 100BASE-TX and 10BASE-T applications. It provides a Media Independent Interface (MII) for easy attachment to 10/100 Media Access Controllers (MACs). The LXT971A PHY is IEEE compliant, and provides a Low Voltage Positive Emitter Coupled Logic (LVPECL) interface for use with 100BASE-FX fiber networks. The LXT971A PHY supports full-duplex operation at 10 Mbps and 100 Mbps. Operating conditions for the LXT971A PHY can be set using auto-negotiation, parallel detection, or manual control. The LXT971A PHY is fabricated with an advanced CMOS process and requires only a single 2.5/3.3 V power supply. (This Datasheet also supports the LXT971 PHY.)

## Applications

- Combination 10BASE-T/100BASE-TX or 100BASE-FX Network Interface Cards (NICs)
- Network printers
- 10/100 Mbps PCMCIA cards
- Cable Modems and Set-Top Boxes

## Product Features

- 3.3 V Operation
  - Low power consumption (300 mW typical)
  - Low-power "Sleep" mode
  - 10BASE-T and 100BASE-TX using a single RJ-45 connection
  - IEEE 802.3-compliant 10BASE-T or 100BASE-TX ports with integrated filters
  - Auto-negotiation and parallel detection
  - MII interface with extended register capability
  - Robust baseline wander correction
  - Carrier Sense Multiple Access / Collision Detection (CSMA/CD) or full-duplex operation
  - JTAG boundary scan
  - MDIO serial port or hardware pin configurable
  - 100BASE-FX fiber-optic capable
  - Integrated, programmable LED drivers
  - 64-ball Plastic Ball Grid Array (PBGA) or 64-pin Quad Flat Package (LQFP)
  - LXT971ABC - Commercial (0° to 70 °C amb.)
  - LXT971ABE - Extended (-40° to 85 °C amb.)
  - LXT971ALC - Commercial (0° to 70 °C amb.)
  - LXT971ALE - Extended (-40° to 85 °C amb.)
  - LXT972ALC - Commercial (0° to 70 °C amb.)
-

**INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH CORTINA SYSTEMS® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.**

**EXCEPT AS PROVIDED IN CORTINA'S TERMS AND CONDITIONS OF SALE OF SUCH PRODUCTS, CORTINA ASSUMES NO LIABILITY WHATSOEVER, AND CORTINA DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF CORTINA PRODUCTS, INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

Cortina products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Cortina Systems® and the Cortina Systems logo are the trademarks or registered trademarks of Cortina Systems, Inc. and its subsidiaries in the U.S. and other countries. Other names and brands may be claimed as the property of others.

Copyright © 2007 Cortina Systems, Inc. All rights reserved.

---

## Contents

<b>1.0</b>	<b>Introduction to This Document .....</b>	<b>10</b>
1.1	Document Overview .....	10
1.2	Related Documents .....	10
<b>2.0</b>	<b>Block Diagram .....</b>	<b>11</b>
<b>3.0</b>	<b>Ball and Pin Assignments .....</b>	<b>12</b>
<b>4.0</b>	<b>Signal Descriptions .....</b>	<b>17</b>
<b>5.0</b>	<b>Functional Description.....</b>	<b>24</b>
5.1	Device Overview .....	24
5.1.1	Comprehensive Functionality .....	24
5.1.2	Optimal Signal Processing Architecture.....	24
5.2	Network Media / Protocol Support .....	25
5.2.1	10/100 Network Interface.....	25
5.2.2	MII Data Interface .....	27
5.2.3	Configuration Management Interface .....	27
5.3	Operating Requirements.....	29
5.3.1	Power Requirements .....	29
5.3.2	Clock Requirements .....	30
5.4	Initialization .....	30
5.4.1	MDIO Control Mode and Hardware Control Mode.....	31
5.4.2	Reduced-Power Modes .....	32
5.4.3	Reset .....	33
5.4.4	Hardware Configuration Settings.....	33
5.5	Establishing Link.....	34
5.5.1	Auto-Negotiation .....	35
5.5.2	Parallel Detection.....	36
5.6	MII Operation .....	36
5.6.1	MII Clocks .....	37
5.6.2	Transmit Enable.....	39
5.6.3	Receive Data Valid .....	39
5.6.4	Carrier Sense.....	39
5.6.5	Error Signals .....	40
5.6.6	Collision .....	40
5.6.7	Loopback .....	40
5.7	100 Mbps Operation .....	42
5.7.1	100BASE-X Network Operations.....	42
5.7.2	Collision Indication.....	44
5.7.3	100BASE-X Protocol Sublayer Operations.....	45
5.8	10 Mbps Operation .....	49
5.8.1	10BASE-T Preamble Handling .....	49
5.8.2	10BASE-T Carrier Sense.....	49
5.8.3	10BASE-T Dribble Bits .....	49
5.8.4	10BASE-T Link Integrity Test .....	50
5.8.5	Link Failure .....	50
5.8.6	10BASE-T SQE (Heartbeat).....	50
5.8.7	10BASE-T Jabber.....	50



---

5.8.8	10BASE-T Polarity Correction .....	50
5.9	Monitoring Operations .....	50
5.9.1	Monitoring Auto-Negotiation .....	50
5.9.2	Monitoring Next Page Exchange .....	51
5.9.3	LED Functions .....	51
5.9.4	LED Pulse Stretching.....	52
5.10	Boundary Scan (JTAG 1149.1) Functions .....	52
5.10.1	Boundary Scan Interface .....	52
5.10.2	State Machine .....	52
5.10.3	Instruction Register .....	53
5.10.4	Boundary Scan Register.....	53
5.10.5	Device ID Register .....	53
<b>6.0</b>	<b>Application Information .....</b>	<b>54</b>
6.1	Magnetics Information .....	54
6.2	Typical Twisted-Pair Interface .....	54
6.3	Fiber Interface.....	57
<b>7.0</b>	<b>Electrical Specifications .....</b>	<b>61</b>
7.1	DC Electrical Parameters .....	61
7.2	AC Timing Diagrams and Parameters .....	65
<b>8.0</b>	<b>Register Definitions - IEEE Base Registers .....</b>	<b>78</b>
<b>9.0</b>	<b>Register Definitions - Product-Specific Registers .....</b>	<b>86</b>
<b>10.0</b>	<b>Package Specifications.....</b>	<b>94</b>

## Figures

1	Block Diagram .....	11
2	64-Ball PBGA: Ball Assignments .....	13
3	64-Pin LQFP Package: Pins Assignments .....	14
4	Management Interface Read Frame Structure .....	28
5	Management Interface Write Frame Structure .....	28
6	MII Interrupt Logic .....	29
7	Initialization Sequence .....	31
8	Hardware Configuration Settings .....	34
9	Link Establishment Overview .....	35
10	Clocking for 10BASE-T .....	38
11	Clocking for 100BASE-X .....	38
12	Clocking for Link Down Clock Transition .....	39
13	Loopback Paths .....	41
14	100BASE-X Frame Format .....	42
15	100BASE-TX Data Path .....	43
16	100BASE-TX Reception with No Errors .....	43
17	100BASE-TX Reception with Invalid Symbol .....	44
18	100BASE-TX Transmission with No Errors .....	44
19	100BASE-TX Transmission with Collision .....	44
20	Protocol Sublayers .....	45
21	LED Pulse Stretching .....	52
22	Typical Twisted-Pair Interface - Switch .....	55
23	Typical Twisted-Pair Interface - NIC .....	56
24	Typical Media Independent Interface .....	57
25	Typical Interface - LXT971A PHY to 3.3 V Fiber PHY .....	58
26	Typical Interface LXT971A PHY to 5 V Fiber PHY .....	59
27	Typical Interface - LXT971A PHY to Triple PECL-to-PECL Logic Translator .....	60
28	100BASE-TX Receive Timing - 4B Mode .....	66
29	100BASE-TX Transmit Timing - 4B Mode .....	67
30	100BASE-FX Receive Timing .....	68
31	100BASE-FX Transmit Timing .....	69
32	10BASE-T Receive Timing .....	70
33	10BASE-T Receive Timing .....	70
34	10BASE-T Transmit Timing .....	72
35	10BASE-T Jabber and Unjabber Timing .....	73
36	10BASE-T SQE (Heartbeat) Timing .....	73
37	Auto-Negotiation and Fast Link Pulse Timing .....	74
38	Fast Link Pulse Timing .....	74
39	MDIO Input Timing .....	75
40	MDIO Output Timing .....	75
41	Power-Up Timing .....	76
42	RESET_L Pulse Width and Recovery Timing .....	76
43	PHY Identifier Bit Mapping .....	81
44	PBGA Package Specification .....	94
45	LQFP Package Specifications .....	95

## Tables

1	Related Documents .....	10
2	PHY Signal Types .....	12
3	LQFP Numeric Pin List .....	14
4	PHY Signal Types .....	17
5	MII Data Interface Signal Descriptions .....	18
6	MII Controller Interface Signal Descriptions .....	19
7	Network Interface Signal Descriptions .....	20
8	Standard Bus and Interface Signal Descriptions .....	20
9	Configuration and LED Driver Signal Descriptions .....	20
10	Power, Ground, No-Connect Signal Descriptions .....	22
11	JTAG Test Signal Descriptions .....	22
12	Pin Types and Modes .....	23
13	Hardware Configuration Settings .....	33
14	Carrier Sense, Loopback, and Collision Conditions .....	40
15	4B/5B Coding .....	46
16	Valid JTAG Instructions .....	53
17	BSR Mode of Operation .....	53
18	Device ID Register .....	53
19	Magnetics Requirements .....	54
20	I/O Pin Comparison of NIC and Switch RJ-45 Setups .....	54
21	Absolute Maximum Ratings .....	61
22	Recommended Operating Conditions .....	61
23	Digital I/O Characteristics (Except for MII, XI/XO, and LED/CFG Pins) .....	62
24	Digital I/O Characteristics <sup>1</sup> - MII Pins .....	62
25	I/O Characteristics - REFCLK/XI and XO Pins .....	63
26	I/O Characteristics - LED/CFG Pins .....	63
27	I/O Characteristics – SD/TP_L Pin .....	63
28	100BASE-TX PHY Characteristics .....	63
29	100BASE-FX PHY Characteristics .....	64
30	10BASE-T PHY Characteristics .....	64
31	10BASE-T Link Integrity Timing Characteristics .....	65
32	Thermal Characteristics .....	65
33	100BASE-TX Receive Timing Parameters - 4B Mode .....	66
34	100BASE-TX Transmit Timing Parameters - 4B Mode .....	67
35	100BASE-FX Receive Timing Parameters .....	68
36	100BASE-FX Transmit Timing Parameters .....	69
37	10BASE-T Receive Timing Parameters .....	71
38	10BASE-T Transmit Timing Parameters .....	72
39	10BASE-T Jabber and Unjabber Timing .....	73
40	PHY 10BASE-T SQE (Heartbeat) Timing .....	73
41	Auto-Negotiation and Fast Link Pulse Timing Parameters .....	74
42	MDIO Timing .....	75
43	Power-Up Timing .....	76
44	RESET_L Pulse Width and Recovery Timing .....	77
45	Register Set for IEEE Base Registers .....	78
46	Control Register - Address 0, Hex 0 .....	79
47	MII Status Register #1 - Address 1, Hex 1 .....	80
48	PHY Identification Register 1 - Address 2, Hex 2 .....	81

---

49	PHY Identification Register 2 - Address 3, Hex 3.....	81
50	Auto-Negotiation Advertisement Register - Address 4, Hex 4.....	82
51	Auto-Negotiation Link Partner Base Page Ability Register - Address 5, Hex 5.....	83
52	Auto-Negotiation Expansion - Address 6, Hex 6.....	84
53	Auto-Negotiation Next Page Transmit Register - Address 7, Hex 7.....	84
54	Auto-Negotiation Link Partner Next Page Receive Register - Address 8, Hex 8.....	85
55	Register Set for Product-Specific Registers.....	86
56	Configuration Register - Address 16, Hex 10.....	86
57	Status Register #2 - Address 17, Hex 11.....	87
58	Interrupt Enable Register - Address 18, Hex 12.....	89
59	Status Change Register - Address 19, Hex 13.....	89
60	LED Configuration Register - Address 20, Hex 14.....	91
61	Digital Configuration Register - Address 26, Hex 1A.....	92
62	Transmit Control Register - Address 30, Hex 1E.....	93



## Revision History

<b>Revision 5.2</b> <b>Revision Date: 13 September 2007</b>
<ul style="list-style-type: none"><li>Removed outdated <a href="#">Figure 4: 64-Pin Pb-Free LQFP Package: Pins Assignments</a></li><li>Removed the ordering information. This information is now available from <a href="http://www.cortina-systems.com">www.cortina-systems.com</a>.</li></ul>
<b>Revision 5.1</b> <b>Revision Date: 23 July 2007</b>
Added <a href="#">Section 10.0, Package Specifications</a> back into Datasheet.
<b>Revision 5.0</b> <b>Revision Date: 2 July 2007</b>
First release of this document from Cortina Systems, Inc.
<b>Revision 004</b> <b>Revision Date: 01 January 2007</b>
Internal release. No changes.
<b>Revision 003</b> <b>Revision Date: 25 October 2005</b>
Front page text changed.
Changed "PECL Interface" to "LVPECL Interface" in <a href="#">Figure 21 "Protocol Sublayers"</a> .
Replaced text under <a href="#">Section 5.7.3.4, "Fiber PMD Sublayer"</a> .
Modified first paragraph under <a href="#">Section 6.3, "The Fiber Interface"</a> .
Modified text and added a new bullet in first and second set of bullets under <a href="#">Section 6.3, "The Fiber Interface"</a> .
Replaced <a href="#">Figure 27 "Recommended LXT971A-to-3.3 V Fiber PHY Interface Circuitry"</a> .
Replaced <a href="#">Figure 28 "Recommended LXT971A-to-5 V Fiber PHY Interface Circuitry"</a> .
Added <a href="#">Section 10.1, Top Label Markings</a> .
Modified <a href="#">Section 14.0, Product Ordering Information</a> : added RoHS information to <a href="#">Table 140, Product Ordering Information</a> and changed <a href="#">Figure 123, Order Matrix for Cortina Systems® LXT971A Transceiver - Sample</a> .
<b>Revision 002</b> <b>Revision Date: 06 August 2002</b>
Globally replaced "pseudo-PECL" with Low-Voltage PECL", except when identified with 5 V.
Front Page: Changed "pseudo-ECL (PECL)" to "Low Voltage PECL (LVPECL). Added "JTAG Boundary Scan" to Product Features on front page.
Modified <a href="#">Figure 2 "LXT971A 64-Ball PBGA Assignments"</a> (replaced TEST1 and TEST0 with GND).
Modified <a href="#">Figure 3 "LXT971A 64-Pin LQFP Assignments"</a> (replaced TEST1 and TEST0 with GND).
Modified <a href="#">Table 1 "LQFP Numeric Pin List"</a> (replaced TEST1 and TEST0 with GND).
Added note under <a href="#">Section 2.0, "Signal Descriptions"</a> : "Intel recommends that all inputs and multi-function pins be tied to the inactive states and all outputs be left floating, if unused."

<b>Revision 002</b> <b>Revision Date: 06 August 2002</b>
Modified SD/TP description in Table 3 "LXT971A Network Interface Signal Descriptions". Added Table note 2.
Modified Table 4 "LXT971A Miscellaneous Signal Descriptions".
Modified Table 5 "LXT971A Power Supply Signal Descriptions".
Added Table 8 "LXT971A Pin Types and Modes".
Replaced second paragraph under Section 3.2.1.2, "Fiber Interface".
Added Section 3.2.2.1, "Increased MII Drive Strength".
Changed "Far-End Fault" title to '100BASE-FX Far-End Fault'. Modified first sentence under this heading.
Modified Figure 8 "Hardware Configuration Settings".
Added paragraph after bullets under Section 3.6.7.2, "Test Loopback".
Modified text under Section 3.7.3.4, "Fiber PMD Sublayer".
Modified Table 13 "Supported JTAG Instructions".
Modified Table 14 "Device ID Register".
Added a new Section 4.3, "The Fiber Interface".
Replaced Figure 25 "Recommended LXT971A-to-3.3 V Fiber PHY Interface Circuitry".
Added Figure 26 "Recommended LXT971A-to-5 V Fiber PHY Interface Circuitry".
Added Figure 27 "ON Semiconductor Triple PECL-to-LVPECL Logic Translator".
Modified Table 17 "Absolute Maximum Ratings".
Modified Table 18 "Operating Conditions": Added Typ values to Vcc current.
Modified Table 20 "Digital I/O Characteristics - MII Pins".
Modified Table 22 "I/O Characteristics - LED/CFG Pins".
Added Table 23 "I/O Characteristics – SD/TP Pin".
Added Table 28 "LXT971A Thermal Characteristics".
Modified Table 33 "10BASE-T Receive Timing Parameters".
Modified Table 42 "register bit Map". (Added Table 26 information).
Added Table 57 "Digital Configuration Register (Address 26)".
Modified Table 58 "Transmit Control Register (Address 30)".
Added Section 8.0, "Product Ordering Information".

<b>Revision 001</b> <b>Revision Date: 01 January 2001</b>
Clock Requirements: Modified language under Clock Requirements heading.
Table 21 I/O Characteristics REFCLK: Changed values for Input Clock Duty Cycle under Min from 40 to 35 and under Max from 60 to 65.

## 1.0 Introduction to This Document

This document includes information on the Cortina Systems® LXT971A Single-Port 10/100 Mbps PHY Transceiver (LXT971A PHY).

### 1.1 Document Overview

This document includes the following subjects:

*2.0, Block Diagram, on page 11*

*3.0, Ball and Pin Assignments, on page 12*

*4.0, Signal Descriptions, on page 17*

*5.0, Functional Description, on page 24*

*6.0, Application Information, on page 54*

*7.0, Electrical Specifications, on page 61*

*8.0, Register Definitions - IEEE Base Registers, on page 78*

*9.0, Register Definitions - Product-Specific Registers, on page 86*


### 1.2 Related Documents

**Table 1** Related Documents

Document Title	Document Number
Fiber Optic PHYs Connecting a PECL Interface Application Note	249015
Cortina Systems® 100BASE-FX Fiber Optic PHYs - Connecting a PECL/LVPECL Interface Application Note	250781
Cortina Systems® LXT971A, LXT972A, LXT972M Single-Port 10/100 Mbps PHY Specification Update	249354
Cortina Systems® LXT971A, LXT972A, and LXT972M 3.3 V PHY Design and Layout Guide - Application Note	249016
Magnetic Manufacturers for Networking Product Applications - Application Note	248991

## 2.0 Block Diagram

Figure 1 Block Diagram



---

## 3.0 Ball and Pin Assignments

See the following diagrams for signal placement:

- [Figure 2, 64-Ball PBGA: Ball Assignments, on page 13](#)
- [Figure 3, 64-Pin LQFP Package: Pins Assignments, on page 14](#)

See the following tables for signal lists:

- [Table 3, LQFP Numeric Pin List, on page 14](#)

**Note:** [Table 2](#) list the signal type abbreviations used in the signal tables.

**Table 2** **PHY Signal Types**

Abbreviation	Definition
AI	Analog Input
AO	Analog Output
I	Input
I/O	Input/Output
O	Output
OD	Open Drain




**Figure 2 64-Ball PBGA: Ball Assignments**

	1	2	3	4	5	6	7	8	
A	MDINT_L	CRS	TXD3	TXD0	RX_ER	VCCD	RX_DV	RXD0	A
B	REF_CLK/XI	COL	TXD2	TX_EN	TX_ER	RX_CLK	NC	RXD1	B
C	XO	RESET_L	GND	TXD1	TX_CLK	GND	NC	RXD2	C
D	Tx_SLEW0	Tx_SLEW1	MDDIS	GND	VCCIO	RXD3	NC	MDIO	D
E	ADDR0	ADDR1	GND	GND	VCCIO	LED_CFG1	MDC	PWR_DWN	E
F	ADDR3	ADDR2	GND	GND	TDI	TMS	LED_CFG2	LED_CFG3	F
G	ADDR4	SD/TP_L	VCCA	VCCA	TDO	TCK	GND	GND	G
H	RBIAS	TPFOP	TPFON	TPFIP	TPFIN	TRST_L	SLEEP	PAUSE	H
	1	2	3	4	5	6	7	8	

B3477-01

**Figure 3 64-Pin LQFP Package: Pins Assignments**



**Table 3 LQFP Numeric Pin List (Sheet 1 of 3)**

Pin	Symbol	Type
1	REFCLK/XI	I
2	XO	O
3	MDDIS	I
4	RESET_L	I
5	TxSLEW0	I
6	TxSLEW1	I
7	GND	-
8	VCCIO	-
9	NC	-
10	NC	-
11	GND	-
12	ADDR0	I
13	ADDR1	I
14	ADDR2	I
15	ADDR3	I

**Table 3 LQFP Numeric Pin List (Sheet 2 of 3)**

Pin	Symbol	Type
16	ADDR4	I
17	RBIAS	AI
18	GND	–
19	TPFOP	O
20	TPFON	O
21	VCCA	–
22	VCCA	–
23	TPFIP	I
24	TPFIN	I
25	GND	–
26	SD/TP_L	I
27	TDI	I
28	TDO	O
29	TMS	I
30	TCK	I
31	TRST_L	I
32	SLEEP	I
33	PAUSE	I
34	GND	–
35	GND	–
36	LED/CFG3	I/O
37	LED/CFG2	I/O
38	LED/CFG1	I/O
39	PWRDWN	I
40	VCCIO	–
41	GND	–
42	MDIO	I/O
43	MDC	I
44	NC	–
45	RXD3	O
46	RXD2	O
47	RXD1	O
48	RXD0	O
49	RX_DV	O
50	GND	–
51	VCCD	–
52	RX_CLK	O
53	RX_ER	O

**Table 3 LQFP Numeric Pin List (Sheet 3 of 3)**

Pin	Symbol	Type
54	TX_ER	I
55	TX_CLK	O
56	TX_EN	I
57	TXD0	I
58	TXD1	I
59	TXD2	I
60	TXD3	I
61	GND	–
62	COL	O
63	CRS	O
64	MDINT_L	OD

## 4.0 Signal Descriptions

Cortina recommends the following configurations for unused pins:

- **Unused inputs.** Configure all unused inputs and unused multi-function pins for inactive states.
- **Unused outputs.** Leave all unused outputs floating.
- **No connects.** Do not use pins designated as NC (no connect), and do not terminate them.

**Note:** Table 4 list the signal type abbreviations used in the signal tables.

**Table 4** PHY Signal Types

Abbreviation	Definition
AI	Analog Input
AO	Analog Output
I	Input
I/O	Input/Output
O	Output
OD	Open Drain

Tables in this section include the following:

- [Table 5, MII Data Interface Signal Descriptions, on page 18](#)
- [Table 6, MII Controller Interface Signal Descriptions, on page 19](#)
- [Table 7, Network Interface Signal Descriptions, on page 20](#)
- [Table 8, Standard Bus and Interface Signal Descriptions, on page 20](#)
- [Table 9, Configuration and LED Driver Signal Descriptions](#)
- [Table 10, Power, Ground, No-Connect Signal Descriptions, on page 22](#)
- [Table 11, JTAG Test Signal Descriptions, on page 22](#)
- [Table 12, Pin Types and Modes, on page 23](#)



**Table 5 MII Data Interface Signal Descriptions**

PBGA Pin#	LQFP Pin#	Symbol	Type	Signal Description
A3 B3 C4 A4	60 59 58 57	TXD3 TXD2 TXD1 TXD0	I	<b>Transmit Data.</b> TXD is a group of parallel data signals that are driven by the MAC. TXD[3:0] transition synchronously with respect to TX_CLK. TXD[0] is the least-significant bit.
B4	56	TX_EN	I	<b>Transmit Enable.</b> The MAC asserts this signal when it drives valid data on TXD. This signal must be synchronized to TX_CLK.
C5	55	TX_CLK	O	<b>Transmit Clock.</b> TX_CLK is sourced by the PHY in both 10 and 100 Mbps operations. 2.5 MHz for 10 Mbps operation 25 MHz for 100 Mbps operation.
D6 C8 B8 A8	45 46 47 48	RXD3 RXD2 RXD1 RXD0	O	<b>Receive Data.</b> RXD is a group of parallel signals that transition synchronously with respect to RX_CLK. RXD[0] is the least-significant bit.
A7	49	RX_DV	O	<b>Receive Data Valid.</b> The PHY asserts this signal when it drives valid data on RXD. This output is synchronous to RX_CLK.
A5	53	RX_ER	O	<b>Receive Error.</b> Signals a receive error condition has occurred. This output is synchronous to RX_CLK.
B5	54	TX_ER	I	<b>Transmit Error.</b> Signals a transmit error condition. This signal must be synchronized to TX_CLK.
B6	52	RX_CLK	O	<b>Receive Clock.</b> 25 MHz for 100 Mbps operation. 2.5 MHz for 10 Mbps operation. For details, see <a href="#">Section 5.3.2, Clock Requirements</a> , on page 30 in the Functional Description section.
B2	62	COL	O	<b>Collision Detected.</b> The PHY asserts this output when a collision is detected. This output remains High for the duration of the collision. This signal is asynchronous and is inactive during full-duplex operation.
A2	63	CRS	O	<b>Carrier Sense.</b> During half-duplex operation (register bit 0.8 = 0), the PHY asserts this output when either transmitting or receiving data packets. During full-duplex operation (register bit 0.8 = 1), CRS is asserted only during receive. CRS assertion is asynchronous with respect to RX_CLK. CRS is de-asserted on loss of carrier, synchronous to RX_CLK.

**Table 6 MII Controller Interface Signal Descriptions**

PBGA Pin#	LQFP Pin#	Symbol	Type	Signal Description
D3	3	MDDIS	I	<p><b>Management Data Disable.</b>            When MDDIS is High, the MDIO is disabled from read and write operations.            When MDDIS is Low at power-up or reset, the Hardware Control Interface pins control only the initial or “default” values of their respective register bits.            After the power-up/reset cycle is complete, bit control reverts to the MDIO serial channel.</p>
E7	43	MDC	I	<p><b>Management Data Clock.</b>            Clock for the MDIO serial data channel.            Maximum frequency is 8 MHz.</p>
D8	42	MDIO	I/O	<p><b>Management Data Input/Output.</b>            Bidirectional serial data channel for PHY/STA communication.</p>
A1	64	MDINT_L	OD	<p><b>Management Data Interrupt.</b>            When register bit 18.1 = 1, an active Low output on this pin indicates status change.            Interrupt is cleared by reading Register 19.</p>

**Table 7 Network Interface Signal Descriptions**

PBGA Pin#	LQFP Pin#	Symbol	Type	Signal Description
H2 H3	19 20	TPFOP TPFON	O	<b>Twisted-Pair/Fiber Outputs, Positive and Negative.</b> During 100BASE-TX or 10BASE-T operation, TPFOP/N pins drive IEEE 802.3 compliant pulses onto the line. During 100BASE-FX operation, TPFOP/N pins produce differential LVPECL outputs for fiber PHYs.
H4 H5	23 24	TPFIP TPFIN	I	<b>Twisted-Pair/Fiber Inputs, Positive and Negative.</b> During 100BASE-TX or 10BASE-T operation, TPFIP/N pins receive differential 100BASE-TX or 10BASE-T signals from the line. During 100BASE-FX operation, TPFIP/N pins receive differential LVPECL inputs from fiber PHYs.
G2	26	SD/TP_L	I	<b>Signal Detect / Twisted Pair.</b> SD/TP_L acts as a dual-function input, depending on the LXT971A PHY mode. <b>Normal, Reset, and Power-Up Operations.</b> “Normal” operation is operation other than reset or power-up. In either reset or power-up, SD/TP_L is used to select one of the two following media modes. <ul style="list-style-type: none"> <li>Twisted-pair mode - Connect SD/TP_L Low (register bit 16.0 = 0).</li> <li>Fiber mode - Connect SD/TP_L High (register bit 16.0 = 1).</li> </ul> <b>Twisted-Pair Mode.</b> For normal operation that uses the twisted-pair mode, connect SD/TP_L to ground. <b>Fiber Mode.</b> For normal operation that uses the fiber mode, SD/TP_L acts as the SD input from the fiber PHY.

**Table 8 Standard Bus and Interface Signal Descriptions**

PBGA Pin#	LQFP Pin#	Symbol	Type	Signal Description
G1 F1 F2 E2 E1	16 15 14 13 12	ADDR0	I I I I I	<b>Address.</b> Sets device address.

**Table 9 Configuration and LED Driver Signal Descriptions (Sheet 1 of 2)**

PBGA Pin#	LQFP Pin#	Symbol	Type	Signal Description
<b>Note:</b> Implement 10 kΩ pull-up/pull-down resistors if LEDs are not used in the design.				

**Table 9 Configuration and LED Driver Signal Descriptions (Sheet 2 of 2)**

PBGA Pin#	LQFP Pin#	Symbol	Type	Signal Description															
D1 D2	5 6	TxSLEW0 TxSLEW1	I	<p><b>Tx Output Slew Controls 0 and 1.</b>            These pins select the TX output slew rate (rise and fall time) as follows:</p> <table border="1"> <thead> <tr> <th>TxSLEW1</th> <th>TxSLEW0</th> <th>Slew Rate (Rise and Fall Time)</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>3.0 ns</td> </tr> <tr> <td>0</td> <td>1</td> <td>3.4 ns</td> </tr> <tr> <td>1</td> <td>0</td> <td>3.9 ns</td> </tr> <tr> <td>1</td> <td>1</td> <td>4.4 ns</td> </tr> </tbody> </table>	TxSLEW1	TxSLEW0	Slew Rate (Rise and Fall Time)	0	0	3.0 ns	0	1	3.4 ns	1	0	3.9 ns	1	1	4.4 ns
TxSLEW1	TxSLEW0	Slew Rate (Rise and Fall Time)																	
0	0	3.0 ns																	
0	1	3.4 ns																	
1	0	3.9 ns																	
1	1	4.4 ns																	
C2	4	$\overline{\text{RESET\_L}}$	I	<p><b>Reset.</b>            This active Low input is ORed with the control register Reset bit (register bit 0.15). The PHY reset cycle is extended to 258 <math>\mu\text{s}</math> (nominal) after reset is de-asserted.</p>															
H1	17	RBIAS	AI	<p><b>Reference Current Bias.</b>            This pin provides bias current for the internal circuitry. Must be tied to ground through a 22.1 k<math>\Omega</math>, 1% resistor.</p>															
H8	33	PAUSE	I	<p><b>Pause.</b>            When set High, the PHY advertises Pause capabilities during auto-negotiation.</p>															
H7	32	SLEEP	I	<p><b>Sleep.</b>            When set High, this pin enables the PHY to go into a low-power sleep mode. The value of this pin can be overridden by register bit 16.6 when in managed mode.</p>															
E8	39	PWRDWN	I	<p><b>Power Down.</b>            When set High, this pin puts the PHY in a power-down mode.</p>															
B1 C1	1 2	REFCLK/XI XO	I and O	<p><b>Reference Clock Input / Crystal Input and Crystal Output.</b>            A 25 MHz crystal oscillator circuit can be connected across XI and XO. A clock can also be used at XI.            For clock requirements, see <a href="#">Section 5.3.2, Clock Requirements</a>, on page 30 in the Functional Description section.</p>															
E6 F7 F8	38 37 36	LED/CFG1 LED/CFG2 LED/CFG3	I/O	<p><b>LED Drivers 1-3.</b>            These pins drive LED indicators. Each LED can display one of several available status conditions as selected by the LED Configuration Register. (For details, see <a href="#">Table 60, LED Configuration Register - Address 20, Hex 14</a>, on page 91.)</p> <p><b>Configuration Inputs 1-3.</b>            These pins also provide initial configuration settings. (For details, see <a href="#">Table 13, Hardware Configuration Settings</a>, on page 33.)</p>															

**Table 10 Power, Ground, No-Connect Signal Descriptions**

PBGA Pin#	LQFP Pin#	Symbol	Type	Signal Description
A6	51	VCCD	–	<b>Digital Power.</b> Requires a 3.3 V power supply.
D4, E3, E4, F3, F4, C6, C3, G7, G8	7, 11, 18, 25, 34, 35, 41, 50, 61	GND	–	<b>Ground.</b>
E5, D5	8, 40	VCCIO	–	<b>MII Power.</b> Requires either a 3.3 V or a 2.5 V supply. Must be supplied from the same source used to power the MAC on the other side of the MII.
G3, G4	21, 22	VCCA	–	<b>Analog Power.</b> Requires a 3.3 V power supply.
B7, C7 D7	9, 10, 44	NC	-	<b>No Connection.</b> These pins are not used and should not be terminated.

**Table 11 JTAG Test Signal Descriptions**

PBGA Pin#	LQFP Pin#	Symbol	Type	Signal Description
<b>Note:</b> These pins do not need to be terminated if a JTAG port is not used.				
F5	27	TDI	I	<b>Test Data Input.</b> Test data sampled with respect to the rising edge of TCK.
G5	28	TDO	O	<b>Test Data Output.</b> Test data driven with respect to the falling edge of TCK.
F6	29	TMS	I	<b>Test Mode Select.</b>
G6	30	TCK	I	<b>Test Clock.</b> Clock input for boundary scan.
H6	31	TRST_L	I	<b>Test Reset.</b>



**Table 12 Pin Types and Modes**

Modes	RXD3:0	RX_DV	Tx/Rx CLKS Output	RX_ER Output	COL Output	CRS Output	TXD3:0 Input	TX_EN Input	TX_ER Input
HWReset	DL	DL	DH	DL	DL	DL	ID	ID	ID
SFTPWRDN	DL	DL	Active	DL	DL	DL	ID	ID	ID
HWPWRDN	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ	HZ
ISOLATE	HZ with ID	HZ with ID	HZ with ID	HZ with ID	HZ with ID	HZ with ID	ID	ID	ID
SLEEP	DL	DL	DL	DL	DL	DL	ID	ID	ID
<ul style="list-style-type: none"> <li>• DH = Driven High (Logic 1)</li> <li>• DL = Driven Low (Logic 0)</li> <li>• HZ = High Impedance</li> <li>• ID = Internal Pull-Down (Weak)</li> </ul>									

---

## 5.0 Functional Description

This chapter has the following sections:

- Section 5.1, *Device Overview*, on page 24
- Section 5.2, *Network Media / Protocol Support*, on page 25
- Section 5.3, *Operating Requirements*, on page 29
- Section 5.4, *Initialization*, on page 30
- Section 5.5, *Establishing Link*, on page 34
- Section 5.6, *MII Operation*, on page 36
- Section 5.7, *100 Mbps Operation*, on page 42
- Section 5.8, *10 Mbps Operation*, on page 49
- Section 5.9, *Monitoring Operations*, on page 50
- Section 5.10, *Boundary Scan (JTAG 1149.1) Functions*, on page 52

### 5.1 Device Overview

The LXT971A PHY is a single-port Fast Ethernet 10/100 PHY that supports 10 Mbps and 100 Mbps networks. It complies with applicable requirements of IEEE 802.3. It directly drives either a 100BASE-TX line or a 10BASE-T line.

**Note:** The LXT971A PHY also supports 100BASE-FX operation through an LVPECL interface.

#### 5.1.1 Comprehensive Functionality

The LXT971A PHY provides a standard Media Independent Interface (MII) for 10/100 MACs. The LXT971A PHY performs all functions of the Physical Coding Sublayer (PCS) and Physical Media Attachment (PMA) sublayer as defined in the IEEE 802.3 100BASE-X standard. It also performs all functions of the Physical Media Dependent (PMD) sublayer for 100BASE-TX connections.

The LXT971A PHY reads its configuration pins on power-up to check for forced operation settings.

If the LXT971A PHY is not set for forced operation, it uses auto-negotiation/parallel detection to automatically determine line operating conditions. If the PHY device on the other side of the link supports auto-negotiation, the LXT971A PHY auto-negotiates with it using Fast Link Pulse (FLP) Bursts. If the PHY partner does not support auto-negotiation, the LXT971A PHY automatically detects the presence of either link pulses (10 Mbps PHY) or Idle symbols (100 Mbps PHY) and sets its operating conditions accordingly.

The LXT971A PHY provides half-duplex and full-duplex operation at 100 Mbps and 10 Mbps.

#### 5.1.2 Optimal Signal Processing Architecture

The LXT971A PHY incorporates high-efficiency Optimal Signal Processing (OSP) design techniques, which combine optimal properties of digital and analog signal processing.

The receiver utilizes decision feedback equalization to increase noise and cross-talk immunity by as much as 3 dB over an ideal all-analog equalizer. Using OSP mixed-signal processing techniques in the receive equalizer avoids the quantization noise and

calculation truncation errors found in traditional DSP-based receivers (typically complex DSP engines with A/D converters). This results in improved receiver noise and cross-talk performance.

The OSP signal processing scheme also requires substantially less computational logic than traditional DSP-based designs. This lowers power consumption and also reduces the logic switching noise generated by DSP engines. This logic switching noise can be a considerable source of EMI generated on the device's power supplies.

The OSP-based LXT971A PHY provides improved data recovery, EMI performance, and low power consumption.

## 5.2 Network Media / Protocol Support

This section includes the following:

- [Section 5.2.1, 10/100 Network Interface](#)
- [Section 5.2.2, MII Data Interface](#)
- [Section 5.2.3, Configuration Management Interface](#)

The LXT971A PHY supports both 10BASE-T and 100BASE-TX Ethernet over twisted-pair or 100 Mbps Ethernet over fiber media (100BASE-FX).

### 5.2.1 10/100 Network Interface

The network interface port consists of five external pins (two differential signal pairs and a signal detect pin). The I/O pins are shared between twisted-pair (TP) and fiber. For specific pin assignments, see [Section 4.0, Signal Descriptions, on page 17](#).

The LXT971A PHY output drivers can generate one of the following outputs:

- 100BASE-TX
- 10BASE-T
- 100BASE-FX

When not transmitting data, the LXT971A PHY generates IEEE 802.3-compliant link pulses or idle code. Depending on the mode selected, input signals are decoded as one of the following:

- 100BASE-TX
- 10BASE-T
- 100BASE-FX

Auto-negotiation/parallel detection or manual control is used to determine the speed of this interface.

#### 5.2.1.1 Twisted-Pair Interface

The LXT971A PHY supports either 100BASE-TX or 10BASE-T connections over 100  $\Omega$ , Category 5, Unshielded Twisted Pair (UTP) cable. When operating at 100 Mbps, the LXT971A PHY continuously transmits and receives MLT3 symbols. When not transmitting data, the LXT971A PHY generates "IDLE" symbols.

During 10 Mbps operation, Xilinx\* Manchester-encoded data is exchanged. When no data is being exchanged, the line is left in an idle state. Link pulses are transmitted periodically to keep the link up.