imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





WM8255

Single Channel 16-bit CIS/CCD AFE with RGB LED Current Drive

DESCRIPTION

The WM8255 is a 16-bit analogue front end/digitiser IC which processes and digitises the analogue output signals from CCD sensors or Contact Image Sensors (CIS) at pixel sample rates of up to 12 MSPS.

The device includes a complete signal processing channel containing Reset Level Clamping, Correlated Double Sampling, Programmable Gain and Offset adjust functions. Internal multiplexers allow fast switching of offset and gain for line-by-line colour processing. The output from this channel is time multiplexed into a high-speed 16-bit Analogue to Digital Converter. The digital output data is available in a 2 bit or 4-bit wide multiplexed format.

An internal 4-bit DAC is supplied for internal reference level generation. This may be used during CDS to reference CIS signals or during Reset Level Clamping to clamp CCD signals. An external reference level may also be supplied. ADC references are generated internally, ensuring optimum performance from the device.

The device includes an RGB LED current drive using current and PWM functionality to control the operation of sensor LEDs.

The device typically uses an analogue supply voltage of 5.75V and a digital interface supply of 3.3V.

FEATURES

- 16-bit ADC
- 12 MSPS conversion rate
- Low power 250 mW typical
- 5.75V and 3.3V supply operation
- Single channel operation
- Correlated double sampling
- Programmable gain (8-bit resolution)
- Programmable offset adjust (8-bit resolution)
- Programmable clamp voltage
- RGB LED current drive using current and PWM
- 2-bit or 4-bit wide multiplexed data output format
- Internally generated voltage references
- 28-lead QFN package
- 3 wire serial control interface

APPLICATIONS

- Flatbed and sheetfeed scanners
- USB compatible scanners
- Multi-function peripherals



BLOCK DIAGRAM

TABLE OF CONTENTS

FEATURES. 1 APPLICATIONS 1 BLOCK DIAGRAM 1 TABLE OF CONTENTS. 2 PIN CONFIGURATION 4 ORDERING INFORMATION. 4 PIN DESCRIPTION 5 ABSOLUTE MAXIMUM RATINGS. 6 RECOMMENDED OPERATING CONDITIONS. 6 THERMAL PERFORMANCE. 6 ELECTRICAL CHARACTERISTICS 7 INPUT VIDEO SAMPLING. 10 OUTPUT DATA TIMING. 10 SERIAL INTERFACE. 11 PWM TIMING. 12 DEVICE DESCRIPTION 13 INTRODUCTION. 13 INPUT SAMPLING. 13 RESET LEVEL CLAMPING (RLC). 13 CDS/NON-CDS PROCESSING. 14 OFFSET ADJUST AND PROGRAMMABLE GAIN 16 ADC INPUT BLACK LEVEL ADJUST 16 OUTPUT FORMATS 16 COLINPUT BORNARY. 16 OUTPUT FORMARY.	DESCRIPTION	1
APPLICATIONS 1 BLOCK DIAGRAM 1 TABLE OF CONTENTS 2 PIN CONFIGURATION 4 ORDERING INFORMATION 4 PIN DESCRIPTION 5 ABSOLUTE MAXIMUM RATINGS 6 RECOMMENDED OPERATING CONDITIONS 6 THERMAL PERFORMANCE 6 ELECTRICAL CHARACTERISTICS 7 INPUT VIDEO SAMPLING 10 SERIAL INTERFACE 11 PWM TIMING 12 DEVICE DESCRIPTION 13 INTRODUCTION 13 INTRODUCTION 13 INTRODUCTION 13 INTRODUCTION 13 RESET LEVEL CLAMPING (RLC) 13 COSINON-CDS PROCESSING 14 OFFSET ADJUST AND PROGRAMMABLE GAIN 15 ADC INPUT BLACK LEVEL ADJUST 16 OUTPUT FORMATS 18 LED CURRENT DRIVE CONTROL 19 LED CURRENT DRIVE CONTROL 19 LED CURRENT DRIVE CONTROL 25 LED CURRENT DRIVE CURRENT PWM CONTROL 25 DED CURRENT DRIVE CURRENT PWM CONTROL <	FEATURES	1
BLOCK DIAGRAM 1 TABLE OF CONTENTS. 2 PIN CONFIGURATION 4 ORDERING INFORMATION 4 PIN DESCRIPTION 5 ABSOLUTE MAXIMUM RATINGS 6 RECOMMENDED OPERATING CONDITIONS 6 FLECTRICAL CHARACTERISTICS 7 INPUT VIDEO SAMPLING 10 OUTPUT DATA TIMING 10 SERIAL INTERFACE 11 PWM TIMING 12 DEVICE DESCRIPTION 13 INTRODUCTION 13 INPUT SAMPLING 13 INPUT SAMPLING 13 INPUT SAMPLING 13 CDS/NON-CDS PROCESSING 14 OFFSET ADJUST AND PROGRAMMABLE GAIN 15 ADC INPUT BLACK LEVEL ADJUST 16 OVERALL SIGNAL FLOW SUMMARY 16 OUTPUT FORMATS 18 LED CURRENT DRIVE CONTROL 19 LED CURRENT DRIVE CONTROL 21 LED CURRENT DRIVE CURRENT PWM CONTROL 22 LED CURRENT DRIVE CURRENT PWM CONTROL 26 CURRENT DRIVE CURRENT PWM CONTROL 26 LED CURR	APPLICATIONS	1
TABLE OF CONTENTS 2 PIN CONFIGURATION 4 ORDERING INFORMATION 4 ORDERING INFORMATION 5 ABSOLUTE MAXIMUM RATINGS 6 RECOMMENDED OPERATING CONDITIONS 6 THERMAL PERFORMANCE 6 ELECTRICAL CHARACTERISTICS 7 INPUT VIDEO SAMPLING 10 OUTPUT DATA TIMING 10 SERIAL INTERFACE 11 PWW TIMING 12 DEVICE DESCRIPTION 13 INTRODUCTION 13 INTRODUCTION 13 INTRODUCTION 13 CDS/NON-CDS PROCESSING 14 OFFSET ADJUST AND PROGRAMMABLE GAIN 15 OUTPUT BLACK LEVEL ADJUST 16 OVERALL SIGNAL FLOW SUMMARY 16 OLTPUT FORMATS 18 LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION. 20 LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION. 20 LED CURRENT DRIVE CURRENT PWM CONTROL 21 LED CURRENT DRIVE CURRENT PWM CONTROL 26 CURRENT DRIVE CURRENT PWM CONTROL 26 LED CURRENT DRIVE CURRENT PWM CONT	BLOCK DIAGRAM	1
PIN CONFIGURATION 4 ORDERING INFORMATION 4 PIN CONFIGURATION 4 PIN DESCRIPTION 5 ABSOLUTE MAXIMUM RATINGS 6 RECOMMENDED OPERATING CONDITIONS 6 FLECTRICAL CHARACTERISTICS 7 INPUT VIDEO SAMPLING 10 OUTPUT DATA TIMING 10 OUTPUT DATA TIMING 10 SERIAL INTERFACE 11 PWM TIMING 12 DEVICE DESCRIPTION 13 INFODUCTION 13 INPUT SAMPLING 13 RESET LEVEL CLAMPING (RLC) 13 CONTROL TOR SUMARY 16 OVERALL SIGNAL FLOW SUMMARY 16 OUTPUT FORMATS 18 LED CURRENT DRIVE CONTROL 19 LED CURRENT DRIVE CONTROL 12 LED CURRENT DRIVE CURRENT PWM CONTROL 21 LED CURRENT D		
FIN CONFIGURATION 4 PIN DESCRIPTION 5 ABSOLUTE MAXIMUM RATINGS 6 RECOMMENDED OPERATING CONDITIONS 6 FILERMAL PERFORMANCE 6 ELECTRICAL CHARACTERISTICS 7 INPUT VIDEO SAMPLING 10 OUTPUT DATA TIMING 10 SERIAL INTERFACE 11 PWM TIMING 12 DEVICE DESCRIPTION 13 INTRODUCTION 13 INTRODUCTION 13 INTRODUCTION 13 RESET LEVEL CLAMPING (RLC) 13 CDS/NON-CDS PROCESSING 14 OFFSET ADJUST AND PROGRAMMABLE GAIN 15 ADC INPUT BLACK LEVEL ADJUST 16 CALCULATING OUTPUT FOR ANY GIVEN INPUT 16 OUTPUT FORMATS 18 LED CURRENT DRIVE CONTROL 19 LED CURRENT DRIVE CONTROL 19 LED CURRENT DRIVE CURRENT PWM CONTROL 25 LED CURRENT DRIVE CURRENT PWM CONTROL 26 CURRENT DRIVE CURRENT BLANKING PERIOD 26 CURRENT DRIVE CURRENT BLANKING PERIOD 26 CURRENT DRIVE CURRENT HEMAXIMU		ے
OKDERING INFORMATION 5 ABSOLUTE MAXIMUM RATINGS 6 RECOMMENDED OPERATING CONDITIONS 6 THERMAL PERFORMANCE 6 ELECTRICAL CHARACTERISTICS 7 INPUT VIDEO SAMPLING 10 OUTPUT DATA TIMING 10 SERIAL INTERFACE 11 PWM TIMING 12 DEVICE DESCRIPTION 13 INTRODUCTION 13 INTRODUCTION 13 INPUT SAMPLING 13 OFFSET ADJUST AND PROGRAMMABLE GAIN 15 ADC INPUT BLACK LEVEL ADJUST 16 OVERALL SIGNAL FLOW SUMMARY 16 CALCULATING OUTPUT FOR ANY GIVEN INPUT 16 OUTPUT FORMATS 18 LED CURRENT DRIVE CONTROL 19 LED CURRENT DRIVE CONTROL 25 LED CURRENT DRIVE CURRENT PUM CONTROL 26 CURRENT DRIVE CURRENT BLANKING PERIOD 26 CURRENT DRIVE CURRENT BLANKING PERIOD 26 CURRENT ACCURACY AND ABSOLUTE MAXIMUM CURRENT LIMIT 30 LED CURRENT DRIVE CURRENT BLANKING PERIOD 26 LED CURRENT DRIVE CURRENT BLANKING PERIOD 26		4
PIN DESCRIPTION S ABSOLUTE MAXIMUM RATINGS 6 RECOMMENDED OPERATING CONDITIONS 6 THERMAL PERFORMANCE 6 ELECTRICAL CHARACTERISTICS 7 INPUT VIDEO SAMPLING 10 OUTPUT DATA TIMING 10 SERIAL INTERFACE 11 PWM TIMING 12 DEVICE DESCRIPTION 13 INTRODUCTION 13 INPUT SAMPLING 13 CDS/NON-CDS PROCESSING 14 OFFSET ADJUST AND PROGRAMMABLE GAIN 15 ADC INPUT BLACK LEVEL ADJUST 16 OVERALL SIGNAL FLOW SUMMARY 16 OUTPUT FORMATS 18 LED CURRENT DRIVE CONTROL 19 LED CURRENT DRIVE CONTROL 19 LED CURRENT DRIVE CURRENT PWM CONTROL 21 LED CURRENT DRIVE CURRENT PWM CONTROL 25 LED CURRENT DRIVE CURRENT BASOLUTE MAXIMUM CURRENT LIMIT 3		4
ABSOLUTE MAXIMUM RATINGS 6 RECOMMENDED OPERATING CONDITIONS 6 THERMAL PERFORMANCE 6 ELECTRICAL CHARACTERISTICS 7 INPUT VIDEO SAMPLING 10 OUTPUT DATA TIMING 10 SERIAL INTERFACE 11 PWM TIMING 12 DEVICE DESCRIPTION 13 INPUT SAMPLING 13 INPUT SAMPLING 13 CDSNOLOCS PROCESSING 14 OFFSET ADJUST AND PROGRAMMABLE GAIN 15 ADC INPUT BLACK LEVEL ADJUST 16 OVERALL SIGNAL FLOW SUMMARY 16 OUTPUT FORMATS 18 LED CURRENT DRIVE CONTROL 19 LED CURRENT DRIVE CONTROL 21 LED CURRENT DRIVE CONTROL 21 LED CURRENT DRIVE CURRENT PWM CONTROL 22 CONTROL INTERFACE 34 PROGRAMMABLE VSMP DETECT CIRCUIT 35 REFERENCES 36 POWER MANAGEMENT </th <td></td> <td> 5</td>		5
RECOMMENDED OPERATING CONDITIONS 6 THERMAL PERFORMANCE 6 ELECTRICAL CHARACTERISTICS 7 INPUT VIDEO SAMPLING 10 OUTPUT DATA TIMING 10 SERIAL INTERFACE 11 PWM TIMING 12 DEVICE DESCRIPTION 13 INTRODUCTION 13 INTRODUCTION 13 RESET LEVEL CLAMPING (RLC) 13 RESET LEVEL CLAMPING (RLC) 13 CDS/NON-CDS PROCESSING 14 OFFSET ADJUST AND PROGRAMMABLE GAIN 15 ADC INPUT BLACK LEVEL ADJUST 16 OVERALL SIGNAL FLOW SUMMARY 16 OUTPUT FORMATS 18 LED CURRENT DRIVE CONTROL 19 LED CURRENT DRIVE CONTROL 19 LED CURRENT DRIVE CURRENT PWM CONTROL 26 LED CURRENT DRIVE CURRENT BLANKING PERIOD 26 CURRENT DRIVE CURRENT BLANKING PERIOD 26 CURRENT ACURACY AND ABSOLUTE MAXIMUM CURRENT LIMIT 30 LED CURRENT DRIVE CURRENT BLANKING PERIOD 26 CONTROL INTERFACE 34 PROGRAMMABLE VSMP DETECT CIRCUIT 35		6
THERMAL PERFORMANCE 6 ELECTRICAL CHARACTERISTICS 7 INPUT VIDEO SAMPLING 10 OUTPUT DATA TIMING. 10 SERIAL INTERFACE 11 PWM TIMING. 12 DEVICE DESCRIPTION 13 INTRODUCTION 13 INTRODUCTION 13 RESET LEVEL CLAMPING (RLC). 13 CDS/NON-CDS PROCESSING 14 OFFSET ADJUST AND PROGRAMMABLE GAIN 15 ADC INPUT BLACK LEVEL ADJUST. 16 OVERALL SIGNAL FLOW SUMMARY 16 OVERALL SIGNAL FLOW SUMMARY 16 OUTPUT FORMATS 18 LED CURRENT DRIVE CONTROL 19 LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION20 20 LED CURRENT DRIVE CURRENT PWM CONTROL 25 LED CURRENT DRIVE CURRENT PLANKING PERIOD 26 CURRENT DRIVE CURRENT BLANKING PERIOD 36 POWER MANAGEMENTS 34 PROGRAMMABLE VSMP DETECT CI	RECOMMENDED OPERATING CONDITIONS	6
ELECTRICAL CHARACTERISTICS 7 INPUT VIDEO SAMPLING 10 OUTPUT DATA TIMING 10 SERIAL INTERFACE 11 PWM TIMING 12 DEVICE DESCRIPTION 13 INTRODUCTION 13 INTRODUCTION 13 CDS/NON-CDS PROCESSING 14 OFFSET ADJUST AND PROGRAMMABLE GAIN 15 ADC INPUT BLACK LEVEL ADJUST 16 OVERALL SIGNAL FLOW SUMMARY 16 CALCULATING OUTPUT FOR ANY GIVEN INPUT. 16 OUTPUT FORMATS 18 LED CURRENT DRIVE CONTROL 19 LED CURRENT DRIVE CONTROL 19 LED CURRENT DRIVE CURRENT PWM CONTROL 21 LED CURRENT DRIVE CURRENT PWM CONTROL 25 LED CURRENT DRIVE CURRENT PWM CONTROL 25 LED CURRENT DRIVE CURRENT PWM CONTROL 26 CURRENT DRIVE CURRENT PWM CONTROL 26 CONTROL WORKED EXAMPLE 32 CONTROL WORKED EXAMPLE 34 PROGRAMMABLE VSMP DETECT CIRCUIT. 35 REFERENCES 36 POWER MANAGEMENT 36 POWER S	THERMAL PERFORMANCE	6
INPUT VIDEO SAMPLING. 10 OUTPUT DATA TIMING. 10 SERIAL INTERFACE 11 PWM TIMING. 12 DEVICE DESCRIPTION 13 INTRODUCTION 13 INTRODUCTION 13 RESET LEVEL CLAMPING (RLC). 13 CDS/NON-CDS PROCESSING 14 OFFSET ADJUST AND PROGRAMMABLE GAIN 15 ADC INPUT BLACK LEVEL ADJUST 16 OVERALL SIGNAL FLOW SUMMARY. 16 OUTPUT FORMATS 18 LED CURRENT DRIVE CONTROL 19 LED CURRENT DRIVE CONTROL 19 LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION. 20 LED CURRENT DRIVE CURRENT PWM CONTROL 21 LED CURRENT DRIVE CURRENT PWM CONTROL 25 LED CURRENT DRIVE CURRENT BLANKING PERIOD 26 CURRENT ACCURACY AND ABSOLUTE MAXIMUM CURRENT LIMIT 30 LED CURRENT DRIVE CURRENT BLANKING PERIOD 26 CONTROL INTERFACE 34 TIMING REQUIREMENTS 34 PROGRAMMABLE VSMP DETECT CIRCUIT 35 REFERENCES 36 POWER MANAGEMENT 3	ELECTRICAL CHARACTERISTICS	7
OUTPUT DATA TIMING.10SERIAL INTERFACE11PWM TIMING.12DEVICE DESCRIPTION13INTRODUCTION.13INTRODUCTION.13INTRODUCTION.13RESET LEVEL CLAMPING (RLC).13CDS/NON-CDS PROCESSING14OFFSET ADJUST AND PROGRAMMABLE GAIN15ADC INPUT BLACK LEVEL ADJUST16OVERALL SIGNAL FLOW SUMMARY.16OUTPUT FORMATS18LED CURRENT DRIVE CONTROL19LED CURRENT DRIVE EQUENCE SYNCHRONISATION AND PROGRESSION.20LED CURRENT DRIVE CURRENT PWM CONTROL25LED CURRENT DRIVE CURRENT PWM CONTROL25LED CURRENT DRIVE CURRENT PWM CONTROL25LED CURRENT DRIVE CURRENT BLANKING PERIOD26CURRENT DRIVE CURRENT BLANKING PERIOD26CURRENT DRIVE CURRENT BLANKING PERIOD26CURRENT DRIVE CURRENT BLANKING PERIOD26CONTROL WORKED EXAMPLE32CONTROL WORKED EXAMPLE32CONTROL WORKED EXAMPLE36POWER SUPPLY36POWER SUPPLY36POWER SUPPLY36POWER NAGEMENT36POWER NAGEMENT36POWER NAGEMENT36POWER NAGEMENT36POWER NAGEMENT36POWER NAGEMENT36POWER NAGEMENT36POWER NAGEMENT36POWER MAGEMENT36POWER NAGEMENT36DEVICE CONFIGURATION40REGISTER MAP40<	INPUT VIDEO SAMPLING	10
SERIAL INTERFACE11PWM TIMING12DEVICE DESCRIPTION13INTRODUCTION13INPUT SAMPLING13CDS/NON-CDS PROCESSING14OFSET LEVEL CLAMPING (RLC)13CDS/NON-CDS PROCESSING14OFSET ADJUST AND PROGRAMMABLE GAIN15ADC INPUT BLACK LEVEL ADJUST16OVERALL SIGNAL FLOW SUMMARY16CALCULATING OUTPUT FOR ANY GIVEN INPUT16OUTPUT FORMATS18LED CURRENT DRIVE CONTROL19LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION20LED CURRENT DRIVE CURRENT PWM CONTROL21LED CURRENT DRIVE CURRENT PWM CONTROL25LED CURRENT DRIVE CURRENT PWM CONTROL26CURRENT ACCURACY AND ABSOLUTE MAXIMUM CURRENT LIMIT.30LED CONTROL WORKED EXAMPLE32CONTROL INTERFACE34PROGRAMMABLE VSMP DETECT CIRCUIT.35REFERENCES36POWER ON SEQUENCE37OPERATING MODES39DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP40EXTENDED PAGE REGISTER MAP DESCRIPTION41RECOMMENDED EXTERNAL COMPONENTS46	OUTPUT DATA TIMING	10
PWM TIMING12DEVICE DESCRIPTION13INTRODUCTION13INTRODUCTION13RESET LEVEL CLAMPING (RLC)13CDS/NON-CDS PROCESSING14OFFSET ADJUST AND PROGRAMMABLE GAIN15ADC INPUT BLACK LEVEL ADJUST16OVERALL SIGNAL FLOW SUMMARY16CALCULATING OUTPUT FOR ANY GIVEN INPUT16OUTPUT FORMATS18LED CURRENT DRIVE CONTROL19LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION20LED CURRENT DRIVE INTENSITY CONTROL21LED CURRENT DRIVE CURRENT PWM CONTROL25LED CURRENT DRIVE CURRENT PWM CONTROL26CURRENT ACCURACY AND ABSOLUTE MAXIMUM CURRENT LIMIT30LED CONTROL WORKED EXAMPLE32CONTROL INTERFACE34PROGRAMMABLE VSMP DETECT CIRCUIT35REFERENCES36POWER SUPPLY36POWER ON SEQUENCE37OPERATING MODES39DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP40EXTENDED PAGE REGISTER MAP DESCRIPTION41EXTERNED EXTERNAL COMPONENTS46	SERIAL INTERFACE	. 11
DEVICE DESCRIPTION13INTRODUCTION13INPUT SAMPLING13INPUT SAMPLING13RESET LEVEL CLAMPING (RLC)13CDS/NON-CDS PROCESSING14OFFSET ADJUST AND PROGRAMMABLE GAIN15ADC INPUT BLACK LEVEL ADJUST16OVERALL SIGNAL FLOW SUMMARY16CALCULATING OUTPUT FOR ANY GIVEN INPUT16OUTPUT FORMATS18LED CURRENT DRIVE CONTROL19LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION20LED CURRENT DRIVE CURRENT PWM CONTROL21LED CURRENT DRIVE CURRENT PWM CONTROL25LED CURRENT DRIVE CURRENT PWM CONTROL26CURRENT ACCURACY AND ABSOLUTE MAXIMUM CURRENT LIMIT30LED CONTROL INTERFACE34TIMING REQUIREMENTS34PROGRAMMABLE VSMP DETECT CIRCUIT35REFERENCES36POWER SUPPLY36POWER ON SEQUENCE37OPERATING MODES39DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP40EXTENDED PAGE REGISTER41RECOMMENDED EXTERNAL COMPONENTS46	PWM TIMING	12
INTRODUCTION13INPUT SAMPLING13RESET LEVEL CLAMPING (RLC)13CDS/NON-CDS PROCESSING14OFFSET ADJUST AND PROGRAMMABLE GAIN15ADC INPUT BLACK LEVEL ADJUST16OVERALL SIGNAL FLOW SUMMARY16CALCULATING OUTPUT FOR ANY GIVEN INPUT16OUTPUT FORMATS18LED CURRENT DRIVE CONTROL19LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION20LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION20LED CURRENT DRIVE CURRENT PWM CONTROL25LED CURRENT DRIVE CURRENT PWM CONTROL25LED CURRENT DRIVE CURRENT BLANKING PERIOD26CURRENT ACCURACY AND ABSOLUTE MAXIMUM CURRENT LIMIT30LED CONTROL INTERFACE34TIMING REQUIREMENTS34PROGRAMMABLE VSMP DETECT CIRCUIT35REFERENCES36POWER MANAGEMENT36POWER ON SEQUENCE37OPERATING MODES39DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP40EXTENDED PAGE REGISTER MAP DESCRIPTION41EXTERNDED PAGE REGISTER MAP DESCRIPTION41RECOMMENDED EXTERNAL COMPONENTS46	DEVICE DESCRIPTION	. 13
INPUT SAMPLING13RESET LEVEL CLAMPING (RLC)13CDS/NON-CDS PROCESSING14OFFSET ADJUST AND PROGRAMMABLE GAIN15ADC INPUT BLACK LEVEL ADJUST16OVERALL SIGNAL FLOW SUMMARY16CALCULATING OUTPUT FOR ANY GIVEN INPUT16OUTPUT FORMATS18LED CURRENT DRIVE CONTROL19LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION20LED CURRENT DRIVE UNTENSITY CONTROL21LED CURRENT DRIVE CURRENT PWM CONTROL25LED CURRENT DRIVE CURRENT PWM CONTROL26CURRENT ACCURACY AND ABSOLUTE MAXIMUM CURRENT LIMIT30LED CONTROL WORKED EXAMPLE32CONTROL INTERFACE34TIMING REQUIREMENTS34PROGRAMMABLE VSMP DETECT CIRCUIT35REFERENCES36POWER MANAGEMENT36POWER MANAGEMENT36POWER MANAGEMENT36POWER MANAGEMENT36POWER MANAGEMENT36POWER MANAGEMENT36POWER CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP DESCRIPTION41EXTENDED PAGE REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46	INTRODUCTION	13
RESET LEVEL CLAMPING (RLC)13CDS/NON-CDS PROCESSING14OFFSET ADJUST AND PROGRAMMABLE GAIN15ADC INPUT BLACK LEVEL ADJUST16OVERALL SIGNAL FLOW SUMMARY16CALCULATING OUTPUT FOR ANY GIVEN INPUT16OUTPUT FORMATS18LED CURRENT DRIVE CONTROL19LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION20LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION20LED CURRENT DRIVE CURRENT PWM CONTROL21LED CURRENT DRIVE CURRENT PWM CONTROL25LED CURRENT DRIVE CURRENT BLANKING PERIOD26CURRENT ACCURACY AND ABSOLUTE MAXIMUM CURRENT LIMIT30LED CONTROL WORKED EXAMPLE32CONTROL INTERFACE34TIMING REQUIREMENTS34PROGRAMMABLE VSMP DETECT CIRCUIT35REFERENCES36POWER NANAGEMENT36POWER NANAGEMENT36POWER NANAGEMENT36POWER NANAGEMENT36POWER NANAGEMENT36POWER NANAGEMENT36POWER NANAGEMENT36POWER NANAGEMENT36POWER CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP DESCRIPTION41EXTENDED PAGE REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46	INPUT SAMPLING	13
CDS/NON-CDS PROCESSING14OFFSET ADJUST AND PROGRAMMABLE GAIN15ADC INPUT BLACK LEVEL ADJUST16OVERALL SIGNAL FLOW SUMMARY16CALCULATING OUTPUT FOR ANY GIVEN INPUT16OUTPUT FORMATS18LED CURRENT DRIVE CONTROL19LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION20LED CURRENT DRIVE INTENSITY CONTROL21LED CURRENT DRIVE CURRENT PWM CONTROL25LED CURRENT DRIVE CURRENT BLANKING PERIOD26CURRENT ACCURACY AND ABSOLUTE MAXIMUM CURRENT LIMIT30LED CONTROL WORKED EXAMPLE32CONTROL INTERFACE34PROGRAMMABLE VSMP DETECT CIRCUIT35REFERENCES36POWER MANAGEMENT36POWER MANAGEMENT36POWER NANAGEMENT36POWER NANAGEMENT36POWER NANAGEMENT36POWER NANAGEMENT36POWER ON SEQUENCE37OPERATING MODE TIMING DIAGRAMS38DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41EXTENDED PAGE REGISTERS41REGISTER MAP DESCRIPTION41EXTENDED PAGE REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46	RESET LEVEL CLAMPING (RLC)	13
OFFSET ADJUST AND PROGRAMMABLE GAIN15ADC INPUT BLACK LEVEL ADJUST16OVERALL SIGNAL FLOW SUMMARY16CALCULATING OUTPUT FOR ANY GIVEN INPUT16OUTPUT FORMATS18LED CURRENT DRIVE CONTROL19LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION20LED CURRENT DRIVE INTENSITY CONTROL21LED CURRENT DRIVE CURRENT PWM CONTROL25LED CURRENT DRIVE CURRENT PWM CONTROL25LED CURRENT DRIVE CURRENT BLANKING PERIOD26CURRENT ACCURACY AND ABSOLUTE MAXIMUM CURRENT LIMIT30LED CONTROL WORKED EXAMPLE32CONTROL INTERFACE34TIMING REQUIREMENTS34PROGRAMMABLE VSMP DETECT CIRCUIT35REFERENCES36POWER SUPPLY36POWER NANAGEMENT36POWER ON SEQUENCE37OPERATING MODES37OPERATING MODE TIMING DIAGRAMS38DEVICE REVISION CODES39DEVICE REVISION CODES41EXTENDED PAGE REGISTERS41EXTENDED PAGE REGISTERS41EXTENDED PAGE REGISTERS41EXTENDED PAGE REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46	CDS/NON-CDS PROCESSING	14
ADC INPUT BLACK LEVEL ADJUST16OVERALL SIGNAL FLOW SUMMARY16CALCULATING OUTPUT FOR ANY GIVEN INPUT16OUTPUT FORMATS18LED CURRENT DRIVE CONTROL19LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION20LED CURRENT DRIVE INTENSITY CONTROL21LED CURRENT DRIVE CURRENT PWM CONTROL25LED CURRENT DRIVE CURRENT BLANKING PERIOD26CURRENT ACCURACY AND ABSOLUTE MAXIMUM CURRENT LIMIT30LED CONTROL WORKED EXAMPLE32CONTROL INTERFACE34TIMING REQUIREMENTS34PROGRAMMABLE VSMP DETECT CIRCUIT35REFERENCES36POWER ON SEQUENCE37OPERATING MODES37OPERATING MODES37OPERATING MODE TIMING DIAGRAMS38DEVICE CONFIGURATION40EXTENDED PAGE REGISTERS41REGISTER MAP40EXTENDED PAGE REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46	OFFSET ADJUST AND PROGRAMMABLE GAIN	. 15
OVERALL SIGNAL FLOW SUMMARY16CALCULATING OUTPUT FOR ANY GIVEN INPUT16OUTPUT FORMATS18LED CURRENT DRIVE CONTROL19LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION.20LED CURRENT DRIVE INTENSITY CONTROL21LED CURRENT DRIVE CURRENT PWM CONTROL25LED CURRENT DRIVE CURRENT PWM CONTROL26CURRENT ACCURACY AND ABSOLUTE MAXIMUM CURRENT LIMIT30LED CONTROL WORKED EXAMPLE32CONTROL INTERFACE34TIMING REQUIREMENTS34PROGRAMMABLE VSMP DETECT CIRCUIT35REFERENCES36POWER SUPPLY36POWER ON SEQUENCE37OPERATING MODES37OPERATING MODES39DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP45RECOMMENDED EXTERNAL COMPONENTS46	ADC INPUT BLACK LEVEL ADJUST	16
CALCULATING OUTPUT FOR ANY GIVEN INPUT.16OUTPUT FORMATS18LED CURRENT DRIVE CONTROL19LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION.20LED CURRENT DRIVE INTENSITY CONTROL21LED CURRENT DRIVE CURRENT PWM CONTROL25LED CURRENT DRIVE CURRENT BLANKING PERIOD26CURRENT ACCURACY AND ABSOLUTE MAXIMUM CURRENT LIMIT.30LED CONTROL WORKED EXAMPLE.32CONTROL INTERFACE.34TIMING REQUIREMENTS34PROGRAMMABLE VSMP DETECT CIRCUIT.35REFERENCES.36POWER SUPPLY.36POWER ON SEQUENCE37OPERATING MODES37OPERATING MODE SION CODES39DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41EXTENDED PAGE REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS.46	OVERALL SIGNAL FLOW SUMMARY	16
OUTPUT FORMATS18LED CURRENT DRIVE CONTROL19LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION20LED CURRENT DRIVE INTENSITY CONTROL21LED CURRENT DRIVE CURRENT PWM CONTROL25LED CURRENT DRIVE CURRENT BLANKING PERIOD26CURRENT ACCURACY AND ABSOLUTE MAXIMUM CURRENT LIMIT30LED CONTROL WORKED EXAMPLE32CONTROL INTERFACE34TIMING REQUIREMENTS34PROGRAMMABLE VSMP DETECT CIRCUIT35REFERENCES36POWER MANAGEMENT36POWER ON SEQUENCE37OPERATING MODE TIMING DIAGRAMS38DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46	CALCULATING OUTPUT FOR ANY GIVEN INPUT	. 16
LED CURRENT DRIVE CONTROL19LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION20LED CURRENT DRIVE INTENSITY CONTROL21LED CURRENT DRIVE CURRENT PWM CONTROL25LED CURRENT DRIVE CURRENT BLANKING PERIOD26CURRENT ACCURACY AND ABSOLUTE MAXIMUM CURRENT LIMIT30LED CONTROL WORKED EXAMPLE32CONTROL INTERFACE34TIMING REQUIREMENTS34PROGRAMMABLE VSMP DETECT CIRCUIT35REFERENCES36POWER SUPPLY36POWER ON SEQUENCE37OPERATING MODE TIMING DIAGRAMS38DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46		18
LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION		. 19
LED CURRENT DRIVE INTENSITY CONTROL21LED CURRENT DRIVE CURRENT PWM CONTROL25LED CURRENT DRIVE CURRENT BLANKING PERIOD26CURRENT ACCURACY AND ABSOLUTE MAXIMUM CURRENT LIMIT30LED CONTROL WORKED EXAMPLE32CONTROL INTERFACE34TIMING REQUIREMENTS34PROGRAMMABLE VSMP DETECT CIRCUIT35REFERENCES36POWER SUPPLY36POWER MANAGEMENT36POWER MANAGEMENT36POWER ON SEQUENCE37OPERATING MODES37OPERATING MODE TIMING DIAGRAMS38DEVICE REVISION CODES39DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46	LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION	20
LED CURRENT DRIVE CURRENT PWNI CONTROL23LED CURRENT DRIVE CURRENT BLANKING PERIOD26CURRENT ACCURACY AND ABSOLUTE MAXIMUM CURRENT LIMIT30LED CONTROL WORKED EXAMPLE32CONTROL INTERFACE34TIMING REQUIREMENTS34PROGRAMMABLE VSMP DETECT CIRCUIT35REFERENCES36POWER SUPPLY36POWER MANAGEMENT36POWER MANAGEMENT36POWER MANAGEMENT36POWER NO SEQUENCE37OPERATING MODES37OPERATING MODE TIMING DIAGRAMS38DEVICE REVISION CODES39DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46		
CURRENT ACCURACY AND ABSOLUTE MAXIMUM CURRENT LIMIT20CURRENT ACCURACY AND ABSOLUTE MAXIMUM CURRENT LIMIT30LED CONTROL WORKED EXAMPLE32CONTROL INTERFACE34TIMING REQUIREMENTS34PROGRAMMABLE VSMP DETECT CIRCUIT35REFERENCES36POWER SUPPLY36POWER MANAGEMENT36POWER ON SEQUENCE37OPERATING MODES37OPERATING MODE TIMING DIAGRAMS38DEVICE REVISION CODES39DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46		20
CORRENT ACCORACT AND ABSOLUTE MAXIMUM CORRENT LIMIT30LED CONTROL WORKED EXAMPLE32CONTROL INTERFACE34TIMING REQUIREMENTS34PROGRAMMABLE VSMP DETECT CIRCUIT35REFERENCES36POWER SUPPLY36POWER NANAGEMENT36POWER ON SEQUENCE37OPERATING MODES37OPERATING MODE TIMING DIAGRAMS38DEVICE REVISION CODES39DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP DESCRIPTION41EXTENDED PAGE REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46		. 20
CONTROL INTERFACE34TIMING REQUIREMENTS34PROGRAMMABLE VSMP DETECT CIRCUIT35REFERENCES36POWER SUPPLY36POWER MANAGEMENT36POWER ON SEQUENCE37OPERATING MODES37OPERATING MODE TIMING DIAGRAMS38DEVICE REVISION CODES39DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP DESCRIPTION41EXTENDED PAGE REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46		. 30
TIMING REQUIREMENTS34PROGRAMMABLE VSMP DETECT CIRCUIT35REFERENCES36POWER SUPPLY36POWER MANAGEMENT36POWER ON SEQUENCE37OPERATING MODES37OPERATING MODE TIMING DIAGRAMS38DEVICE REVISION CODES39DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP DESCRIPTION41EXTENDED PAGE REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46		34
PROGRAMMABLE VSMP DETECT CIRCUIT35REFERENCES36POWER SUPPLY36POWER MANAGEMENT36POWER ON SEQUENCE37OPERATING MODES37OPERATING MODE TIMING DIAGRAMS38DEVICE REVISION CODES39DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP DESCRIPTION41EXTENDED PAGE REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46	TIMING REQUIREMENTS	. 34
REFERENCES36POWER SUPPLY36POWER MANAGEMENT36POWER ON SEQUENCE37OPERATING MODES37OPERATING MODE TIMING DIAGRAMS38DEVICE REVISION CODES39DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP DESCRIPTION41EXTENDED PAGE REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46	PROGRAMMABLE VSMP DETECT CIRCUIT	35
POWER SUPPLY36POWER MANAGEMENT36POWER ON SEQUENCE37OPERATING MODES37OPERATING MODE TIMING DIAGRAMS38DEVICE REVISION CODES39DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP DESCRIPTION41EXTENDED PAGE REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46	REFERENCES	36
POWER MANAGEMENT36POWER ON SEQUENCE37OPERATING MODES37OPERATING MODE TIMING DIAGRAMS38DEVICE REVISION CODES39DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP DESCRIPTION41EXTENDED PAGE REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46	POWER SUPPLY	36
POWER ON SEQUENCE37OPERATING MODES37OPERATING MODE TIMING DIAGRAMS38DEVICE REVISION CODES39DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP DESCRIPTION41EXTENDED PAGE REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46	POWER MANAGEMENT	36
OPERATING MODES37OPERATING MODE TIMING DIAGRAMS38DEVICE REVISION CODES39DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP DESCRIPTION41EXTENDED PAGE REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46	POWER ON SEQUENCE	37
OPERATING MODE TIMING DIAGRAMS38DEVICE REVISION CODES39DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP DESCRIPTION41EXTENDED PAGE REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46	OPERATING MODES	37
DEVICE REVISION CODES39DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP DESCRIPTION41EXTENDED PAGE REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46	OPERATING MODE TIMING DIAGRAMS	38
DEVICE CONFIGURATION40REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP DESCRIPTION41EXTENDED PAGE REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46	DEVICE REVISION CODES	39
REGISTER MAP40EXTENDED PAGE REGISTERS41REGISTER MAP DESCRIPTION41EXTENDED PAGE REGISTER MAP DESCRIPTION45RECOMMENDED EXTERNAL COMPONENTS46	DEVICE CONFIGURATION	. 40
EXTENDED PAGE REGISTERS	REGISTER MAP	. 40
REGISTER MAP DESCRIPTION	EXTENDED PAGE REGISTERS	41
EXTENDED PAGE REGISTER MAP DESCRIPTION	REGISTER MAP DESCRIPTION	41
RECOMMENDED EXTERNAL COMPONENTS	EXTENDED PAGE REGISTER MAP DESCRIPTION	45
	RECOMMENDED EXTERNAL COMPONENTS	. 46

PACKAGE DIMENSIONS	47
QFN 5 X 5 X 0.85MM	
QFN 4 X 4 X 0.85MM	
IMPORTANT NOTICE	
ADDRESS:	
REVISION HISTORY	

PIN CONFIGURATION



ORDERING INFORMATION

DEVICE	TEMPERATURE RANGE	PACKAGE	MOISTURE SENSITIVITY LEVEL	PEAK SOLDERING TEMPERATURE
		4x4x0.85mm		
WM8255BGEFL/V	0 to 85°C	28-lead QFN	MSL3	260°C
		(Pb-free)		
		4x4x0.85mm		
WM8255BGEFL/RV	0 to 85°C	28-lead QFN	MSL3	260°C
		(Pb-free, tape and reel)		

Note:

Reel quantity = 3,500



PIN DESCRIPTION

PIN NO	NAME	TYPE	DESCRIPTION						
1	MCLK	Digital input	Master clock. This c any multiple of 2 the	lock is applied at N tim reafter depending on i	ies the input pixel ra nput sample mode).	te (N = 2, 3, 4, 6, 8 or			
		•	Digital multiplexed of	Digital multiplexed output data bus.					
			ADC output data (d15:d0) is available in a 4-bit multiplexed format as shown below.						
			A 2-bit multiplexed of	output is also available	as described in the	OUTPUT FORMATS			
			section of this datas	heet on page 18.	_	_			
			Α	В	C	D			
2	OP[3]/SDO	Digital output	d15	d11	d7	d3			
3	OP[2]	Digital output	d14	d10	d6	d2			
4	OP[1]	Digital output	d13	d9	d5	d1			
5	OP[0]	Digital output	d12	d8	d4	d0			
			Alternatively, pin OP[3]/SDO may be used to output register read-back data when address bit 4=1 and SEN has been pulsed high. See Serial Interface description in Device Description section for further details.						
6	DVDD	Supply	Digital supply (3.3V)	1					
7	DGND	Supply	Digital ground (0V).						
8	EXTRES	Analogue input	External resistor cor ground via a suitable	nnection for LED absol e resistor.	ute current control.	Must be connected to			
9	VRB	Analogue output	Lower reference voltage. This pin must be connected to AGND via a decoupling capacitor.						
10	VRT	Analogue output	Upper reference voltage. This pin must be connected to AGND via a decoupling capacitor.						
11	VRX	Analogue output	Input return bias vol	tage					
			This pin must be co	nnected to AGND via a	a decoupling capacite	or.			
12	NC	No Connect	Not Connected.						
13	AGND2	Supply	Analogue ground pi	n (0V)					
14	AVDD2	Supply	Analogue supply (3. decoupling capacito	3V) Not required to be r must be connected to	driven if AVDD1 is to AGND.	being used. A			
15	VINP	Analogue input	Video input.						
16	VRLC/VBIAS	Analogue I/O	Selectable analogue This pin would typic VRLC can be extern	e output voltage for RL ally be connected to A ally driven if programn	C or single-ended bi GND via a decouplin ned Hi-Z.	as reference. Ig capacitor.			
17	ILEDB	Analogue input	Blue LED pin						
18	ILEDG	Analogue input	Green LED pin						
19	ILEDR	Analogue input	Red LED pin						
20	AVDD1	Supply	Analogue Supply (5	.75V)					
21	AGND1	Supply	Analogue ground (0	V).					
22	TG	Digital input	Line synchronisatior	n pulse					
23	LEDSTART	Digital input	LED start pulse						
24	NC	No Connect	Not Connected.						
25	SDI	Digital input	Serial data input.						
26	SCK	Digital input	Serial clock	Serial clock					
27	SEN	Digital input	Enables the serial ir	terface when high.					
28	VSMP	Digital input	Video sample synchronisation pulse.						



ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

The WM8255 has been classified as MSL1, which has an unlimited floor life at $<30^{\circ}$ C / 85% Relative Humidity and therefore will not be supplied in moisture barrier bags.

CONDITION	MIN	МАХ
Analogue supply voltage: AVDD1	GND - 0.3V	GND + 7V
Analogue supply voltage: AVDD2	GND - 0.3V	GND + 4.2V
Digital core supply and I/O voltage: DVDD	GND - 0.3V	GND + 4.2V
Digital ground: DGND	GND - 0.3V	GND + 0.3V
Analogue grounds AGND	GND - 0.3V	GND + 0.3V
Digital inputs, digital outputs and digital I/O pins	GND - 0.3V	DVDD + 0.3V
Analogue input VINP	GND - 0.3V	AVDD + 0.3V
Other pins	GND - 0.3V	AVDD + 0.3V
Operating temperature range: T _A	0°C	+85°C

Notes:

- 1. GND denotes the voltage of any ground pin.
- 2. AGND and DGND pins are intended to be operated at the same potential. Differential voltages between these pins will degrade performance.

RECOMMENDED OPERATING CONDITIONS

CONDITION	SYMBOL	MIN	TYP	MAX	UNITS
Operating temperature range	T _A	0		85	°C
Analogue supply voltage	AVDD1	4.75	5.75	6.0	V
Analogue supply voltage ¹	AVDD2	2.97	3.3	3.63	V
Digital Core and I/O supply voltage	DVDD	2.97	3.3	3.63	V

Notes

- 1. AVDD2 supply not required if using AVDD1. AVDD2 would require connection to ground via a capacitor in that situation.
- 2. If AVDD2 is being used, both AVDD2 and DVDD should be operated at the same potential.

THERMAL PERFORMANCE

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Performance						
Thermal resistance – junction to case (5x5x0.9mm package)	$R_{ ext{ heta}JC}$			10.27		°C/W
Thermal resistance – junction to ambient (5x5x0.9mm package)	$R_{ extsf{ heta}JA}$	T _{ambient} = 25°C		29.45		°C/W
Thermal resistance – junction to ambient (4x4x0.85mm package)	$R_{ extsf{ heta}JA}$			24.05		°C/W

Notes:

1. Figures given are for package mounted on 4-layer FR4 according to JESD51-5 and JESD51-7.



ELECTRICAL CHARACTERISTICS

Test Conditions

AVDD1 = 5.75V, DVDD = 3.3V, AGND = DGND = AVDD2 = 0V, $T_A = 25^{\circ}C$, MCLK = 24MHz, mode 1 unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Overall System Specification (incl	uding 16-bit A	DC, PGA, Offset and CDS f	unctions)	•		
Full-scale input voltage range		Max Gain		0.24		Vp-р
(see Note 1)		Min Gain		2.56		Vp-p
Input signal limits (see Note 2)	V _{IN}		0		AVDD1	V
Full-scale transition error		Gain = 0dB; PGA[7:0] = 07(hex)	-50	10	+50	mV
Zero-scale transition error		Gain = 0dB; PGA[7:0] = 07(hex)	-50	10	+50	mV
Differential non-linearity	DNL			1.5		LSB
Integral non-linearity	INL			25		LSB
Input referred noise				9		LSB rms
References						
Upper reference voltage	VRT			2.05		V
Lower reference voltage	VRB			1.05		V
Diff. reference voltage (VRT-VRB)	V _{RTB}			1.0		V
Output resistance VRT, VRB, VRX				1		Ω
VRLC/Reset-Level Clamp (RLC)						
RLC switching impedance			10	50	100	Ω
VRLC short-circuit current				8		mA
VRLC output resistance				2		Ω
VRLC Hi-Z leakage current		VRLC = 0 to AVDD1			1	μA
RLCDAC resolution				4		bits
RLCDAC step size	V _{RLCSTEP}			0.24		V/step
RLCDAC output voltage at code 0(hex)	V _{RLCBOT}			0.3		V
RLCDAC output voltage at code F(hex)	V _{RLCTOP}			3.9		V
Offset DAC, Monotonicity Guarant	teed		•	•	•	•
Resolution				8		bits
Differential non-linearity	DNL			0.6		LSB
Integral non-linearity	INL			2		LSB
Step size				1.96		mV/step
Output voltage		Code 00(hex)	-220	-250	-280	mV
		Code FF(hex)	+220	+250	+280	mV

Notes:

1. **Full-scale input voltage** denotes the peak input signal amplitude that can be gained to match the ADC input range.

2. Input signal limits are the limits within which the full-scale input voltage signal must lie.



Test Conditions

AVDD1 = 5.75V, DVDD = 3.3V, AGND = DGND = AVDD2 = 0V, T_A = 25°C, MCLK = 24MHz unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
Programmable Gain Amplifier		•	·	•	•	•
Resolution				8		bits
Gain equation			0.1	$78 + \frac{PGA[7:0] \times 7.5}{255}$	57	V/V
Max gain	G _{MAX}		8	8.35	8.7	V/V
Min gain	G _{MIN}		0.72	0.78	0.82	V/V
Internal channel offset	V _{OFF}			10		mV
Analogue to Digital Converter						
Resolution				16		bits
Maximum Speed					12	MSPS
Full-scale input range	V _{FS}			2.0		V
(2*(VRT-VRB))						
DIGITAL SPECIFICATIONS						
Digital Inputs						
High level input voltage	VIH		0.7 * DVDD			V
Low level input voltage	VIL				0.2 * DVDD	V
High level input current	I _{IH}				1	μA
Low level input current	١				1	μA
Input capacitance	Cı			5		pF
Digital Outputs						
High level output voltage	V _{OH}	I _{он} = 1mA	DVDD - 0.5			V
Low level output voltage	V _{OL}	I _{OL} = 1mA			0.5	V
Supply Currents (LED Current D	AC switched	off)				
Total supply current – active				42.5		mA
Total analogue AVDD, supply current – active	I _{AVDD}			39		mA
Total digital core, DVDD, supply current – active	I _{DVDD1}			3.5		mA
Supply current – full power down mode				500		μΑ

Notes:

1. Digital I/O supply current depends on the capacitive load attached to the pin. The Digital I/O supply current is measured with approximately 50pF attached to the pin.



PARAMETER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT					
EXTERNAL LED CURRENT DRIVE											
Coarse Absolute LED Current Drive Range Adjust											
EXTRES = 13K7 ohm +/- 1% over process and temperature.											
Coarse LED Current Full Scale	ILEDCRE0	LEDIRNG = 00	25		32	mA					
Range with External Reference	ILEDCRE1	LEDIRNG = 01	30		42.25	mA					
Including absolute and temperature tolerances	ILEDCRE2	LEDIRNG = 10	40		56.5	mA					
	ILEDCRE3	LEDIRNG = 11	50		68	mA					
Coarse LED Current Maximum	ILEDMAX	LEDIMAX = 0	28		45	mA					
Limit Range	ILEDMAX	LEDIMAX = 1	35		53	mA					
FINE LED ABSOLUTE CURRENT	DRIVE										
Resolution	ILEDFRes			8		bits					
Range	ILEDFRan		ILEDCRXX								
Zero Current					0	mA					
Differential non-linearity	ILEDFDNL	No missing codes	-1		1.15	LSB					
Integral non-linearity	ILEFINL				1	LSB					
Compliance Voltage ILEDR	ILEDRVC	ILED=50mA	0.75+		AVDD1 -	V					
			AGND		0.5V						
Compliance Voltage ILEDG and	ILEDGBVC	ILED=50mA	0.25+		AVDD1 -	V					
ILEDB			AGND		0.5V						



INPUT VIDEO SAMPLING



Figure 1 Input Video Timing

Note:

1. See Page 35 (Programmable VSMP Detect Circuit) for video sampling description.

Test Conditions

AVDD1 = 5.75V, DVDD = 3.3V, AGND = DGND = AVDD2 = 0V, T_A = 25°C, MCLK = 24MHz unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
MCLK period	t _{PER}		41.5			ns
MCLK high period	t _{MCLKH}		25			ns
MCLK low period	t _{MCLKL}		25			ns
VSMP period	t _{VPER}		83			ns
VSMP set-up time	t _{vsmpsu}		6			ns
VSMP hold time	t _{vsmph}		3			ns
Video level set-up time	t _{vsu}		10			ns
Video level hold time	t _{∨H}		3			ns
Reset level set-up time	t _{RSU}		10			ns
Reset level hold time	t _{RH}		3			ns

Notes:

1. t_{VSU} and t_{RSU} denote the set-up time required after the input video signal has settled.

2. Parameters are measured at 50% of the rising/falling edge.

OUTPUT DATA TIMING



Figure 2 Output Data Timing

Test Conditions

AVDD1 = 5.75V, DVDD = 3.3V, AGND = DGND = AVDD2 = 0V, T_A = 25°C, MCLK = 24MHz unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Output propagation delay	t _{PD}	I_{OH} = 1mA, I_{OL} = 1mA	3	8	15	ns



SERIAL INTERFACE



Figure 3 Serial Interface Timing

Test Conditions

AVDD1 = 5.75V, DVDD = 3.3V, AGND = DGND = AVDD2 = 0V, $T_A = 25^{\circ}C$, MCLK = 24MHz unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
SCK period	t _{SPER}		41.6			ns
SCK high	t _{scкн}		18.8			ns
SCK low	t _{sckl}		18.8			ns
SDI set-up time	t _{ssu}		6			ns
SDI hold time	t _{sH}		6			ns
SCK to SEN set-up time	t _{SCE}		12			ns
SEN to SCK set-up time	t _{SEC}		12			ns
SEN pulse width	t _{sew}		25			ns
SEN low to SDO = Register data	t _{SERD}				30	ns
SCK low to SDO = Register data	t _{SCRD}				30	ns
SCK low to SDO = ADC data	t _{SCRDZ}				30	ns

Note:

1. Parameters are measured at 50% of the rising/falling edge



PWM TIMING



Figure 4 PWM Timing

Test Conditions

AVDD1 = 5.75V, DVDD = 3.3V, AGND = DGND = AVDD2 = 0V, T_A = 25°C, MCLK = 24MHz unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
PWM LED Current Drive Control						
PWM Period	t _{PWMPER}		(CLKDIV+1)	* LEDPWM	PER * t _{PER}	ns
PWM Duty Cycle			LEDPW	NDC/ LEDP	WMPER	-
PWM Period Resolution			(CL	KDIV +1) *	t _{PER}	ns
PWM Period Range			(CLKDI	V +1) * 409	96 * t _{PER}	ns
PWM Duty Cycle Resolution			(CL	KDIV +1) * 1	PER	ns
PWM Duty Cycle Range			(CLKDI	V +1) * 409	6 * t _{PER}	ns
PWM Enable Coarse Adjust t _{PWMMa}			t _{PWMPER} *1		t _{PWMPER} *128	ns
LEDSTART set-up time	T _{LEDSU}		6			ns
LEDSTART hold time	T _{LEDH}		3			ns
TG set-up time	t _{TGSU}		6			ns
TG hold time	t _{TGH}		3			ns
PWM Rise / Fall Time	t_{PWMR} / t_{PWMF}		1		5	us
Minimum blank period	t _{BLANK}		25			us

Notes:

- 1. For LED Current Drive Description refer to Page 17.
- 2. The Blank period starts on the 2^{nd} falling edge of MCLK after TG goes high.
- 3. CLKDIV, LEDPWMPER and LEDPWMDC are register settings. For further details see Table 10.



DEVICE DESCRIPTION

INTRODUCTION

A block diagram of the device showing the signal path is presented on Page 1.

The WM8255 processes the sampled video signal on VINP with respect to the video-reset level or an internally/externally generated reference level through the analogue-processing channel.

This processing channel consists of an Input Sampling block with optional Reset Level Clamping (RLC) and Correlated Double Sampling (CDS), an 8-bit programmable offset DAC and an 8-bit Programmable Gain Amplifier (PGA).

The ADC then converts each resulting analogue signal to a 16-bit digital word. The digital output from the ADC is presented on a 4-bit wide bus.

On-chip control registers determine the configuration of the device, including the offsets and gains applied to each channel. These registers are programmable via a serial interface.

The device can control the brightness and timing of the Red, Green and Blue LEDs used in a CIS sensor. This is controlled via the serial control interface and external timing pins.

INPUT SAMPLING

The WM8255 has a single analogue processing channel and ADC, which can be used in a flexible manner to process both monochrome and line-by-line colour inputs.

Monochrome: The selected input (VINP) is sampled, processed by the analogue channel, and converted by the ADC. The same offset DAC and PGA register values are always applied.

Colour Line-by-Line: VINP is sampled and processed by the analogue channel before being converted by the ADC. The gains and offset register values applied to the PGA and offset DAC can be switched between the independent Red, Green and Blue digital registers (e.g. Red \rightarrow Green \rightarrow Blue \rightarrow Red...) at the start of each line in order to facilitate line-by-line colour operation. The INTM[1:0] bits determine which register contents are applied (see Table 1) to the PGA and offset DAC. By using the INTM[1:0] bits to select the desired register values only one register write is required at the start of each new colour line.

RESET LEVEL CLAMPING (RLC)

To ensure that the signal applied to the WM8255 VINP pin lies within the valid input range (0V to AVDD) the CCD output signal is usually level shifted by coupling through a capacitor, C_{IN} . When active, the RLC circuit clamps the WM8255 side of this capacitor to a suitable voltage during the CCD reset period. The RLCINT register bit controls is used to activate the Reset Level Clamp circuit.

A typical input configuration is shown in Figure 5. The Timing Control Block generates a clamp pulse, CL, from MCLK and VSMP (when RLCINT is high). When CL is active the voltage on the WM8255 side of C_{IN}, at VINP, is forced to the VRLC/VBIAS voltage (V_{VRLC}) by switch 1. When the CL pulse turns off, the voltage at VINP initially remains at V_{VRLC} but any subsequent variation in sensor voltage (from reset to video level) will couple through C_{IN} to VINP.

RLC is compatible with both CDS and non-CDS operating modes, as selected by switch 2. Refer to the CDS/non-CDS Processing section.





Figure 5 Reset Level Clamping and CDS Circuitry

Reset Level Clamping is controlled by register bit RLCINT. Figure 6 illustrates the effect of the RLCINT bit for a typical CCD waveform, with CL applied during the reset period.

The RLCINT register bit is sampled on the positive edge of MCLK that occurs during each VSMP pulse. The sampled level, high (or low) controls the presence (or absence) of the internal CL pulse on the next reset level. The position of CL can be adjusted by using control bits CDSREF[1:0]



Figure 6 Relationship of RLCINT, MCLK and VSMP to Internal Clamp Pulse, CL

The VRLC/VBIAS pin can be driven internally by a 4-bit DAC (RLCDAC) by writing to control bits RLCV[3:0]. The RLCDAC range and step size may be increased by writing to control bit RLCDACRNG. Alternatively, the VRLC/VBIAS pin can be driven externally by writing to control bit VRLCEXT to disable the RLCDAC and then applying a d.c. voltage to the pin.

CDS/NON-CDS PROCESSING

For CCD type input signals, the signal may be processed using CDS, which will remove pixel-by-pixel common mode noise. For CDS operation, the video level is processed with respect to the video reset level, regardless of whether RLC has been performed. To sample using CDS, control bit CDS must be set to 1 (default), this controls switch 2 (Figure 5) and causes the signal reference to come from the video reset level. The time at which the reset level is sampled, by clock R_s/CL , is adjustable by programming control bits CDSREF[1:0].





Figure 7 Reset Sample and Clamp Timing

For CIS type sensor signals, non-CDS processing is used. In this case, the video level is processed with respect to the voltage on pin VRLC/VBIAS, generated internally or externally as described above. The VRLC/VBIAS pin is sampled by R_s at the same time as V_s samples the video level in this mode.

OFFSET ADJUST AND PROGRAMMABLE GAIN

The output from the CDS block is a differential signal, which is added to the output of an 8-bit Offset DAC to compensate for offsets and then amplified by an 8-bit PGA. The gain and offset can be set for each of three colours by writing to control bits DACx[7:0] and PGAx[7:0] (where x can be R, G or B).

In colour line-by-line mode the gain and offset coefficients that are applied to the PGA and offset DAC can be multiplexed by control of the INTM[1:0] bits as shown in Table 1.

INTM[1:0]	DESCRIPTION
00	Red offset and gain registers are applied to offset DAC and PGA (DACR[7:0] and PGAR[7:0])
01	Green offset and gain registers applied to offset DAC and PGA (DACG[7:0] and PGAG[7:0])
10	Blue offset and gain registers applied to offset DAC and PGA (DACB[7:0] and PGAB[7:0])
11	Reserved.

Table 1 Offset DAC and PGA Register Control

The gain characteristic of the WM8255 PGA is shown in Figure 8. Figure 9 shows the maximum input voltage (at VINP) that can be gained up to match the ADC full-scale input range (2.0V).





Figure 8 PGA Gain Characteristic

Figure 9 Peak Input Voltage to Match ADC Full-scale Range



ADC INPUT BLACK LEVEL ADJUST

The output from the PGA should be offset to match the full-scale range of the ADC ($V_{FS} = 2.0V$). For negative-going input video signals, a black level (zero differential) output from the PGA should be offset to the top of the ADC range by setting register bits PGAFS[1:0]=10. For positive going input signal the black level should be offset to the bottom of the ADC range by setting PGAFS[1:0]=11. Bipolar input video is accommodated by setting PGAFS[1:0]=00 or PGAFS[1:0]=01 (zero differential input voltage gives mid-range ADC output).

OVERALL SIGNAL FLOW SUMMARY

Figure 10 represents the processing of the video signal through the WM8255.



Figure 10 Overall Signal Flow

The **INPUT SAMPLING BLOCK** produces an effective input voltage V_1 . For CDS, this is the difference between the input video level V_{IN} and the input reset level V_{RESET} . For non-CDS this is the difference between the input video level V_{IN} and the voltage on the VRLC/VBIAS pin, V_{VRLC} , optionally set via the RLC DAC.

The **OFFSET DAC BLOCK** then adds the amount of fine offset adjustment required to move the black level of the input signal towards 0V, producing V_2 .

The **PGA BLOCK** then amplifies the white level of the input signal to maximise the ADC range, outputting voltage V_3 .

The ADC BLOCK then converts the analogue signal, V₃, to a 16-bit unsigned digital output, D₁.

The digital output is then inverted, if required, through the OUTPUT INVERT BLOCK to produce D2.

CALCULATING OUTPUT FOR ANY GIVEN INPUT

The following equations describe the processing of the video and reset level signals through the WM8255.

INPUT SAMPLING BLOCK: INPUT SAMPLING AND REFERENCING

If CDS = 1, (i.e. CDS operation) the previously sampled reset level, V_{RESET} , is subtracted from the input video.

 V_1 = $V_{IN} - V_{RESET}$ Eqn. 1

If CDS = 0, (non-CDS operation) the simultaneously sampled voltage on pin VRLC is subtracted instead.

 V_1 = $V_{IN} - V_{VRLC}$ Eqn. 2

If VRLCEXT = 1, V_{VRLC} is an externally applied voltage on pin VRLC/VBIAS.

If VRLCEXT = 0, V_{VRLC} is the output from the internal RLC DAC.

 V_{VRLC} = $(V_{RLCSTEP} * RLCV[3:0]) + V_{RLCBOT}$ Eqn. 3

 V_{RLCSTEP} is the step size of the RLC DAC and V_{RLCBOT} is the minimum output of the RLC DAC.

OFFSET DAC BLOCK: OFFSET (BLACK-LEVEL) ADJUST

The resultant signal V_1 is added to the Offset DAC output.

V ₂ =	V ₁ + {250mV * (DAC[7:0]-127.5) } / 127.5	Eqn. 4
------------------	------------------------------------------------------	--------

PGA NODE: GAIN ADJUST

The signal is then multiplied by the PGA gain,

V ₃	=	V ₂ * [0.78+(PGA[7:0]*7.57)/255]	Eqn. 5
----------------	---	----------------------------------------------------	--------

ADC BLOCK: ANALOGUE-DIGITAL CONVERSION

The analogue signal is then converted to a 16-bit unsigned number, with input range configured by PGAFS[1:0].

$D_1[15:0] = INT\{ (V_3/V_{FS}) * 65535\} + 32767$	PGAFS[1:0] = 00 or 01	Eqn. 6
$D_1[15:0] = INT\{ (V_3/V_{FS}) * 65535\}$	PGAFS[1:0] = 11	Eqn. 7
$D_1[15:0] = INT\{ (V_3/V_{FS}) * 65535\} + 65535$	PGAFS[1:0] = 10	Eqn. 8
where the ADC full cools repres $V_{\rm c} = 0.0V_{\rm c}$		

where the ADC full-scale range, V_{FS} = 2.0V

if $D_1[15:0] < 0$ $D_1[15:0] = 0$

if **D**₁[15:0] > 65535 **D**₁[15:0] = 65535

OUTPUT INVERT BLOCK: POLARITY ADJUST

The polarity of the digital output may be inverted by control bit INVOP.

$D_2[15:0] = D_1[15:0]$ (INVOP =	= 0)	Eqn. 9
D ₂ [15:0] = 65535 - D ₁ [15:0]	(INVOP = 1)	Eqn. 10



OUTPUT FORMATS

The digital data output from the ADC is available in a 4-bit wide multiplexed. Latency of valid output data with respect to VSMP is programmable by writing to control bits DEL[1:0]. The latency is shown in the Operating Mode Timing Diagrams section.

Figure 11 shows the output data formats for all modes. Table 2 summarises the output data obtained for each format.



Figure 11 Output Data Formats (4 bit - Modes 1 & 3, 2 bit - Mode 1)

OUTPUT FORMAT	OUTPUT PINS	OUTPUT
4+4+4-bit (nibble)	OP[3:0]	A = d15, d14, d13, d12 B = d11, d10, d9, d8 C = d7, d6, d5, d4 D = d3, d2, d1, d0
2+2+2+2+2+2+2-bit	OP[1:0]	A = d15, d14 B = d13, d12 C = d11, d10 D = d9, d8 E = d7, d6 F = d5, d4 G = d3, d2 H = d1, d0

Table 2 Details of Output Data Shown in Figure 11



LED CURRENT DRIVE CONTROL

The WM8255 allows the user to control:

- the sequence of illumination
- the period of illumination
- the intensity of illumination

of the red, blue and green LEDs used to illuminate the image during a scan.

A sequence state machine is used to progress the sequence and control the duration of the LED selection. The progression of the sequence state machine is dependent on whether the WM8255 is in colour mode or monochromatic mode. The intensity of illumination is controlled on either control of the LED drive current or pulsing of the LED driving current.

LED CURRENT DRIVE SEQUENCE CONTROL

With reference to Figure 12, the WM8255 uses a LED sequence state machine to control the sequence and duration of the illumination of the red, green and blue LEDs.

The LED sequence state machine can progress through up to 4 states each sequence. Each of the sequence states (STATE_0 to STATE_3) may be set to one of four values to determine on whether a red, green or blue LED is illuminated or all LEDs are off. The register STATERST will determine the number of states the sequence state machine can progress through. Once the sequence state machine has reached the reset state, the LED state machine will remain in this state until again initiated.

LED CURRENT DRIVE SEQUENCE DEFINITION

Figure 13 illustrates the functionality of the sequence state mapping. The current state of the sequence machine (SEQ_STATE) is an internal register used to select one of the four register state mappings. This register increments until the value specified by STATERST at which point the sequence will hold. Figure 14 shows two examples when STATERST is set to "11_{bin}" for a 4 state sequence, and to "01_{bin}" for a 2 state sequence.



Figure 12 Block Diagram of PWM LED Control





Figure 13 State Mapping Functionality



Figure 14 Setting the Sequence Length with STATERST

LED CURRENT DRIVE SEQUENCE SYNCHRONISATION AND PROGRESSION

The trigger to progress the state machine through the sequence states is dependent on whether the LED driver is operating in colour mode or monochrome mode.

COLOUR MODE

In Colour Mode operation, LEDSTART and TG are used to synchronise and progress the sequence state machine. This allows a single LED change for each line scan.

With both LEDSTART and TG high, the sequence state machine is synchronously set to STATE_0 by MCLK. With LEDSTART low and at the next high pulse of TG, the sequence state machine is progressed to the next state, STATE_1, by MCLK. This is repeated until the maximum number of states determined by STATERST has been reached. At this point the LED drive current will be switched away from the selected LED. The sequence state machine will be held in this state until restarted by LEDSTART and TG.

If at any time both TG and LEDSTART are high, the sequence is synchronously set back to STATE_0 by MCLK.



MONOCHROME (COMPOSITE) MODE

In Monochrome Mode, the progression between sequence states is triggered by the completion of the previous sequence state. This allows a complete LED sequence change for each line scan.

With both TG and LEDSTART high, the sequence state machine is synchronously set to the STATE_0 by MCLK. When the STATE_0 has reached the end of its enable period, the sequence state machine is progressed to the next state by MCLK. This is repeated until the maximum number of states determined by STATERST has been reached. At this point the LED drive current will be switched away from the selected LEDs. The sequence state machine will be held in this state until restarted by LEDSTART and TG.

If at any time both TG and LEDSTART are high, the sequence is synchronously set back to STATE_0 by MCLK.

LED CURRENT DRIVE INTENSITY CONTROL

The LED current driver is programmable to allow the LED light intensity to be adjusted independent of the LED light wavelength. Two methods are available for this:

- The absolute LED current drive may be set using a programmable 8-bit current DAC. The current DAC range for each of the LEDs may be adjusted to one of four ranges using the register LEDIRNG.
- The LED current drive may be pulsed using a pulse width modulated. The pulse width modulated period is set using the register LEDPWMPER and on time using the registers LEDPWMDCR, LEDPWMDCB and LEDPWMDCG.

Control of the absolute LED current drive and PWM modulation are independently programmable for each of the red, green and blue LEDs using the register map. The signals LEDSTART, TG and MCLK determine timing.

LED CURRENT DRIVE STATE TRANSITION AND PWM SWITCHING

The WM8255 is the combination of a LED current switching matrix and an AFE. With reference to Figure 15, during a typical line scan the video signal of the previous line scan is digitised by the AFE while the image of the current line scan is illuminated. To suppress any switching noise of the LED switching matrix coupling into the AFE, care is taken while switching the current.

Two types of current switching are available in the WM8255, state transition switching and PWM switching. State transition switching occurs when either a new LED is to be selected or the LED current DAC has to be updated. PWM transition switching occurs when the illumination intensity is controlled by pulsing the LED drive current. In colour mode, state transition switching should occur at the start of a line scan. In mono mode, state transition switching can occur during the line scan. In either colour mode or mono mode, PWM transition switching can occur during the line scan.





Figure 15 Relationship between Line Scan Illumination and Video Signal Readout

Two current switching techniques are used for state and PWM transition switching, slew rate controlled current switching and current steering switching.

With reference to Figure 16, the LED drive current has three blocks, the LED current DAC, the LED RGB matrix switch and a shunt current path switch.

With reference to Figure 16, for current slew rate controlled switching, the LED current DAC value is reset from the current value to zero then set to an updated value. Slew rate limited current switch may be partitioned into four operations:





Figure 16 Current Slew Rate Controlled Switching

- 1. The red RGB switch is initially closed and the LED drive current will flow in the red diode
- The Red RGB switch will open and the shunt current path switch is closed. The LED drive current will flow in the shunt current path. During this period the LED current DAC is reset to zero then updated to the next value. No current will flow in any LEDs.
- 3. The green RGB switch will be closed.
- 4. The auxiliary current path switch will be opened and LED drive current will flow in the green LED.

The finite time taken for a slew rate controlled current switch is the period necessary to change the value of the LED current DAC. The slew rate of the current change is limited by the dynamic performance of the LED current DAC. During this time the LED IDAC current will flow through the shunt current path switch and no illumination will occur. This period of time is defined by blanking period

MONO MODE REQUIREMENTS

During a slew rate limited current switch of the LED IDAC, the change of current flowing in the IDAC will couple a minor disturbance into the AFE. In colour mode this disturbance is not an issue since the state change switching will occur at the beginning of a line scan when no imaging is occurring. In mono mode a red, blue and green state switching may occur during a line scan and couple correlated switching noise into the signal path.

In mono mode to minimise switching noise into the signal path::

- The blanking period must be disabled. In this mode during a state change, no slew rate limiting switching will occur, Only the RGB switches will be switched. Table 3 defines the method to disable blanking during a state transition.
- In this mode of operation, between states the absolute value of the LED IDAC current must not change.



_

In this mode of operation, setting the duty cycle to zero is an invalid state. The RGB switches should be used to switch off the LED current.

This method will have no effect on colour mode performance.

BLANKING DISABLE CODE SET				
Address	Data	Comment		
0x01	0xA3	This will put the part into test configuration mode. Any address will now point to		
		the extended page reconfiguration register		
0x24	0x1C	This will:		
		force the LED IDAC control state machine to stay on at all time		
		- force the value to be held in LEDIDACR to be loaded into the LED current DAC		
0x01	0x23	This will take the part back into normal operating mode.		
Notes:				
1. If this COMPLETE SEC	QUENCE of operation	on is not carried out TOGETHER the part may go into an unsupported mode		
To finish a mono mode scan with blanking period disabled and perform another operation, the part needs to get into a know state. Two options are available for a complete reset of the device or a reset of the LED sequence controller:				
Option 1: WM8255 global reset from blanking period disable				
Address	Data	Comment		
0x04	0x00	This will reset the WM8255 into its default condition. The part should now be fully reconfigured into the user configuration.		
Option 2: WM8255 LED sequence controller reset from blanking period disable				
Address	Data	Comment		
0x2F	0x00	This will reset LED sequence controller WM8255. All configuration data will be held.		

Table 3 Blanking Period Disable

With reference to Figure 17 for current steering,

- 1. The appropriate RGB matrix switch is closed allowing the LED current DAC current to flow in the LED
- 2. The first step to switch off the LED current is to close the shunt current path switch
- 3. The LED is switched off by opening the RGB switch matrix.
- 4. To switch on the LED, first the shunt current path switch is closed and the cycle repeats.

A make before break switch sequence is used when the LED is switched on or off. As a result the LED current DAC always has a path to flow and never changes value.





Figure 17 Current Steering Switching

LED CURRENT DRIVE CURRENT PWM CONTROL

During each sequence state, the LED control module can be pulsed by Pulse Width Modulating (PWM) the LED current drive. For each sequence state, the PWM frequency, duty cycle, and number of PWM cycles can be configured.

The PWM controller consists of two blocks; the MCLK divider and the PWM counter. The MCLK divider divides the MCLK by an amount set by the register CLKDIV.

The divided MCLK is then used to clock the PWM counter. The PWM counter will increment until it reaches its maximum count set by the register LEDPWMPER. At this point, the PWM counter will reset to zero, then continue to increment. This will set the period of the PWM control.

As the PWM counter is incremented, its state is compared with the duty cycle setting, which is set by the value in register LEDPWMDC. PWMCtrl is set while the counter value is smaller than the duty cycle setting. When the counter is larger than or equal to the duty cycle, PWMCTRL is reset for the rest of the PWM period. This will set the duty cycle of the PWM control.

The reset of the PWM counter will increment the LEDEnable counter. When the LEDEnable counter has reached LEDENSTART, PWMEn is set high, which allows PWMCtrl to control the LED current drive. The LEDEnable counter will continue to increment until it has reached LEDENSTOP. At this point PWMEn is set low, which stops PWMCtrl from controlling the LED current drive. This will set the number of cycles of the PWM control.

The PWM frequency is defined by LEDPWMPER and the divider CLKDIV. LEDPWMPER and CLKDIV may be calculated as the nearest integral of the MCLK frequency divided by the PWM frequency. If the maximum value of LEDPWMPER would reach its maximum before the desired PWM period is achieved, CLKDIV should be incremented to scale LEDPWMPER correctly.

The PWM duty cycle is defined by LEDPWMDC and CLKDIV. For a chosen PWM frequency, an integral number of PWM cycles for the period of TG may be calculated. The range of the PWM period and the duty cycle can be up to $(2^{4} \times 2^{12})$ MCLK cycles.

