

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









## 24-bit 192kHz Stereo DAC with 2Vrms Ground Referenced Line Output

## **DESCRIPTION**

The WM8533 is a stereo DAC with integral charge pump and software control interface. This provides 2Vrms line driver outputs using a 3.3V power supply rail.

The device features ground-referenced outputs and the use of a DC servo to eliminate the need for line driving coupling capacitors and effectively eliminate power on pops and clicks.

The device is controlled and configured either via the I2C/SPI compliant serial control interface or a hardware control interface.

The device supports all common audio sampling rates between 8kHz and 192kHz using all common MCLK / fs ratios. Master and slave modes are available and deemphasis is also supported.

The WM8533 has a 1.8 to 3.3V tolerant digital interface, allowing logic up to 3.3V to be connected.

The device is available in a 1.842 x 1.772mm 20-ball WCSP.


## **FEATURES**

- High performance stereo DAC with ground referenced line driver
- Audio performance
  - 106dB SNR ('A-weighted')
  - 89dB THD @ -1dBFS
- Digital volume control ranging from -100dB to +12dB
- 120dB mute attenuation
- All common sample rates from 8kHz to 192kHz supported
- I<sup>2</sup>C/SPI compatible and hardware control modes
- Data formats: LJ, RJ, I<sup>2</sup>S, DSP
- De-emphasis supported
- Maximum 1mV DC offset on line outputs
- Pop/click suppressed power up/down sequencer
- AVDD and LINEVDD +3.3V ±10% allowing single supply
- DBVDD supply supports +1.8V or +3.3V digital I/O
- 1.842 x 1.772mm 20-ball WCSP

## **APPLICATIONS**

- Consumer digital audio applications requiring 2Vrms output
  - Set Top Box
  - Digital TV
  - DVD Players
  - Games Consoles
  - A/V Receivers

## **BLOCK DIAGRAM**




## **TABLE OF CONTENTS**

| DESCRIPTION                                      | 1          |
|--|------------|
| FEATURES   |            |
| APPLICATIONS                                     | 1          |
| BLOCK DIAGRAM                                    | 1          |
| TABLE OF CONTENTS                                |            |
| PIN CONFIGURATION                                |            |
| ORDERING INFORMATION                             |            |
| PIN DESCRIPTION                                  |            |
| ABSOLUTE MAXIMUM RATINGS                         |            |
| RECOMMENDED OPERATING CONDITIONS                 |            |
| ELECTRICAL CHARACTERISTICS                       |            |
| TERMINOLOGY                                      |            |
| TYPICAL PERFORMANCE                              |            |
| TYPICAL POWER CONSUMPTION                        |            |
| SIGNAL TIMING REQUIREMENTS                       |            |
| SYSTEM CLOCK TIMING                              |            |
| AUDIO INTERFACE TIMING – MASTER MODE             |            |
| AUDIO INTERFACE TIMING - SLAVE MODE              |            |
| CONTROL INTERFACE TIMING – I <sup>2</sup> C MODE |            |
| CONTROL INTERFACE TIMING – SPI MODE              |            |
| POWER ON RESET                                   |            |
| DEVICE DESCRIPTION                               |            |
| INTRODUCTION                                     | . 15       |
| SOFTWARE CONTROL INTERFACE                       |            |
| DIGITAL AUDIO INTERFACE                          |            |
| DIGITAL AUDIO INTERFACE CONTROL                  |            |
| DIGITAL AUDIO DATA SAMPLING RATES                |            |
| DAC FEATURESHARDWARE CONTROL INTERFACE           | . 24<br>იი |
| REGISTER MAP                                     |            |
| REGISTER BITS BY ADDRESS                         |            |
| DIGITAL FILTER CHARACTERISTICS                   |            |
| TERMINOLOGY                                      |            |
| DAC FILTER RESPONSES                             |            |
| DIGITAL DE-EMPHASIS CHARACTERISTICS              |            |
| RECOMMENDED EXTERNAL COMPONENTS                  |            |
| RECOMMENDED ANALOGUE LOW PASS FILTER             |            |
| RELEVANT APPLICATION NOTES                       |            |
| PACKAGE DIMENSIONS                               |            |
| IMPORTANT NOTICE                                 |            |
| ADDRESS  |            |
|  |            |



## **PIN CONFIGURATION**



## **ORDERING INFORMATION**

| DEVICE       | TEMPERATURE<br>RANGE | PACKAGE                                   | MOISTURE<br>SENSITIVITY LEVEL | PEAK SOLDERING<br>TEMPERATURE |
|--------------|----------------------|---|-------------------------------|-------------------------------|
| WM8533ECSN/R | -40 to +85°C         | 20-ball W-CSP<br>(Pb-free, tape and reel) | MSL1                          | 260°C                         |

Note:

Reel quantity = 5000

## **PIN DESCRIPTION**

| PIN NO | NAME              | TYPE                    |  | DESCRIPTION   |   |  |  |  |  |
|--------|-------------------|-------------------------|--|---|---|--|--|--|--|
| A1     | AVDD              | Supply                  | Analogue supply  |   |   |  |  |  |  |
| A2     | LINEOUTR          | Analogue Out            | Right line output  | Right line output   |   |  |  |  |  |
| A3     | LINEOUTL          | Analogue Out            | Left line output   |   |   |  |  |  |  |
| A4     | CPVOUTN           | Analogue Out            | Charge pump negative ra                                  | il decoupling pin   |   |  |  |  |  |
| A5     | CPCB              | Analogue Out            | Charge pump fly back ca                                  | pacitor pin   |   |  |  |  |  |
| B1     | AGND              | Supply                  | Analogue ground  |   |   |  |  |  |  |
| B2     | LINEREF           | Analogue Input          | Ground feedback from ou                                  | ıtput jack  |   |  |  |  |  |
| В3     | VMID              | Analogue Out            | Analogue midrail decoupl                                 | ling pin  |   |  |  |  |  |
| B4     | LINEGND           | Supply                  | Charge pump ground                                       |   |   |  |  |  |  |
| B5     | CPCA              | Analogue Out            | Charge pump fly back ca                                  | pacitor pin   |   |  |  |  |  |
|        |                   |                         | I2C SOFTWARE<br>MODE                                     | SPI SOFTWARE<br>MODE  | HARDWARE<br>MODE                                    |  |  |  |  |
| C1     | SCLK/<br>AIFMODE1 | Digital I/O             | I <sup>2</sup> C control interface clock input pin       | SPI control interface clock input pin                           | <b>AIFMODE [1:0]</b><br>00 = 24-bit LJ              |  |  |  |  |
| C2     | SDA/<br>AIFMODE0  | Digital I/O             | I <sup>2</sup> C interface data input pin                | SPI control interface data input pin                            | 01 = 24-bit I2S<br>10 = 16-bit RJ<br>11 = 24-bit RJ |  |  |  |  |
| С3     | CIFMODE           | Digital In<br>Tri-Level | 0 = select I <sup>2</sup> C control interface mode       | 1 = select SPI control interface mode                           | Z = select hardware mode                            |  |  |  |  |
| C4     | DACDAT            | Digital In              | Digital audio interface dat                              | ta input  |   |  |  |  |  |
| C5     | LINEVDD           | Supply                  | Charge pump supply                                       |   |   |  |  |  |  |
| D1     | CS / MUTE         | Digital In              | I <sup>2</sup> C address select:<br>0 = 0x34<br>1 = 0x36 | SPI control interface chip select                               | 0 = Mute enabled<br>1 = Mute disabled               |  |  |  |  |
| D2     | MCLK              | Digital In              | Master clock   |   |   |  |  |  |  |
| D3     | BCLK              | Digital I/O             | Digital audio interface bit                              | clock   |   |  |  |  |  |
| D4     | LRCLK             | Digital I/O             | Digital audio interface left/right clock                 |   |   |  |  |  |  |
| D5     | DBVDD             | Supply                  | Digital interface supply (for                            | Digital interface supply (for digital audio and I2C interfaces) |   |  |  |  |  |

Note: Tri-level pins which require the 'Z' state to be selected should be left floating (open)



## **ABSOLUTE MAXIMUM RATINGS**

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Wolfson tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.

MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

The Moisture Sensitivity Level for each package type is specified in Ordering Information.

| CONDITION                           | MIN        | MAX         |
|-------------------------------------|------------|-------------|
| AVDD, LINEVDD, DBVDD                | -0.3V      | +4.5V       |
| Voltage range digital inputs        | AGND -0.3V | DBVDD +0.3V |
| Voltage range analogue inputs       | AGND -0.3V | AVDD +0.3V  |
| Temperature range, T <sub>A</sub>   | -40°C      | +85°C       |
| Storage temperature after soldering | -65°C      | +150°C      |

## RECOMMENDED OPERATING CONDITIONS

| PARAMETER                   | SYMBOL        | TEST CONDITIONS | MIN  | TYP | MAX  | UNIT |
|-----------------------------|---------------|-----------------|------|-----|------|------|
| Analogue supply range       | AVDD, LINEVDD |                 | 2.97 | 3.3 | 3.63 | V    |
| Digital buffer supply range | DBVDD         |                 | 1.62 |     | 3.63 | V    |
| Ground                      | AGND, LINEGND |                 |      | 0   |      | V    |

#### Notes

- 1. Analogue grounds must always be within 0.3V of each other.
- 2. LINEVDD and AVDD must always be within 0.3V of each other.



## **ELECTRICAL CHARACTERISTICS**

#### **Test Conditions**

 $\label{linevdd} \mbox{LINEVDD=AVDD=3.3V, DBVDD=1.8V, LINEGND=AGND=0V, $T_A$=+25°C, Slave Mode, fs=48kHz, MCLK=256fs, 24-bit data, unless otherwise stated.}$ 

| PARAMETER                          | SYMBOL          | TEST CONDITIONS                  | MIN           | TYP | MAX           | UNIT    |
|------------------------------------|-----------------|----------------------------------|---------------|-----|---------------|---------|
| Analogue Output                    | •               |                                  |               |     |               |         |
| Output Level                       |                 | 0dBFS                            | 1.89          | 2.1 | 2.31          | Vrms    |
| Load Impedance                     |                 |                                  | 1             |     |               | kΩ      |
| Load Capacitance                   |                 | No external RC filter            |               |     | 300           | pF      |
|                                    |                 | With filter shown in Figure 36   |               |     | 1             | μF      |
| DAC Performance                    | •               |                                  |               |     |               |         |
| Signal to Noise Ratio              | SNR             | $R_L = 10k\Omega$<br>A-weighted  | 100           | 106 |               | dB      |
|                                    |                 | $R_L = 10k\Omega$<br>Un-weighted |               | 104 |               | dB      |
| Dynamic Range                      | DNR             | $R_L = 10k\Omega$<br>A-weighted  |               | 106 |               |         |
| Total Harmonic Distortion          | THD             | $R_L = 10k\Omega$<br>-1dBFS      |               | -89 |               | dB      |
|                                    |                 | $R_L = 10k\Omega$<br>0dBFS       |               | -86 | -78           |         |
| Power Supply Rejection Ratio       | PSRR            | 100Hz                            |               | 54  |               | dB      |
| (AVDD or LINEVDD)                  |                 | 1kHz                             |               | 54  |               |         |
|                                    |                 | 20kHz                            |               | 50  |               | 1       |
| Channel Separation                 |                 | 1kHz                             |               | 95  |               | dB      |
|                                    |                 | 20Hz to 20kHz                    |               | 72  |               | 1       |
| System Absolute Phase              |                 | 1kHz                             |               | 0   |               | Degrees |
| Channel Level Matching             |                 |                                  |               |     | 0.1           | dB      |
| Hardware Mute Attenuation          |                 |                                  |               | 120 |               | dB      |
| Digital Soft Mute Attenuation      |                 |                                  |               | 100 |               | dB      |
| DC Offset at LINEOUTL and LINEOUTR |                 |                                  |               | 0   | +/-1          | mV      |
| LINEREF Rejection                  |                 | 1kHz                             |               | 55  |               | dB      |
|                                    |                 | 20kHz                            |               | 37  |               | dB      |
| Digital Logic Levels               |                 |                                  |               |     |               |         |
| Input HIGH Level                   | V <sub>IH</sub> |                                  | 0.7×<br>DBVDD |     |               | V       |
| Input LOW Level                    | V <sub>IL</sub> |                                  |               |     | 0.3×<br>DBVDD | V       |
| Output HIGH Level                  | V <sub>OH</sub> | I <sub>OH</sub> = 1mA            | 0.9×<br>DBVDD |     |               | V       |
| Output LOW Level                   | V <sub>OL</sub> | I <sub>OL</sub> = -1mA           |               |     | 0.1×<br>DBVDD | V       |
| Input Capacitance                  |                 |                                  |               | 10  |               | pF      |
| Input Leakage                      |                 |                                  |               | 0   | +/-0.9        | μА      |



#### **TERMINOLOGY**

1. Signal-to-Noise Ratio (dB) – SNR is a measure of the difference in level between the maximum theoretical full scale output signal and the output with no input signal applied.

- 2. Total Harmonic Distortion (dB) THD is the level of the rms value of the sum of harmonic distortion products relative to the amplitude of the measured output signal.
- 3. All performance measurements carried out with 20kHz low pass filter, and where noted an A-weighted filter. Failure to use such a filter will result in higher THD and lower SNR readings than are found in the Electrical Characteristics. The low pass filter removes out of band noise; although it is not audible it may affect dynamic specification values.
- 4. Mute Attenuation This is a measure of the difference in level between the full scale output signal and the output with mute applied.

## TYPICAL PERFORMANCE TYPICAL POWER CONSUMPTION

| <b>Test Conditions</b> LINEVDD=AVDD=3.3V, DBVDD=1.8V, LINEGND=AGND=0V, T <sub>A</sub> =+25°C, Slave Mode, quiescent (no signal) |                                       |                   |       |                      |       |                    |      |       |       |  |
|---|---------------------------------------|-------------------|-------|----------------------|-------|--------------------|------|-------|-------|--|
| TEST CONDITIONS   |                                       | I <sub>AVDD</sub> |       | I <sub>LINEVDD</sub> |       | I <sub>DBVDD</sub> |      | TOTAL |       |  |
|   |                                       | (mA)              | (mW)  | (mA)                 | (mW)  | (mA)               | (mW) | (mA)  | (mW)  |  |
| Off   | No clocks applied<br>SYS_ENA [1:0]=00 | 0.7               | 2.31  | 0.9                  | 2.97  | 0.05               | 0.09 | 1.65  | 5.37  |  |
| fs=48kHz, MCLK=256fs  |                                       |                   |       |                      |       |                    |      |       |       |  |
| Standby   | SYS_ENA [1:0]=01                      | 0.2               | 0.66  | 2.0                  | 6.6   | 0.1                | 0.18 | 2.3   | 7.44  |  |
| Playback  | SYS_ENA [1:0]=11                      | 4.4               | 14.52 | 6.0                  | 19.8  | 0.1                | 0.18 | 10.5  | 34.5  |  |
| fs=96kHz, MCLK=256fs  |                                       |                   |       |                      |       |                    |      |       |       |  |
| Standby   | SYS_ENA [1:0]=01                      | 0.2               | 0.66  | 2.8                  | 9.24  | 0.1                | 0.18 | 3.1   | 10.08 |  |
| Playback  | SYS_ENA [1:0]=11                      | 4.9               | 16.17 | 8.5                  | 28.05 | 0.1                | 0.18 | 13.5  | 44.4  |  |
| fs=192kHz, MCLK=128fs   | fs=192kHz, MCLK=128fs                 |                   |       |                      |       |                    |      |       |       |  |
| Standby   | SYS_ENA [1:0]=01                      | 0.2               | 0.66  | 2.8                  | 9.24  | 0.1                | 0.18 | 3.1   | 10.08 |  |
| Playback  | SYS_ENA [1:0]=11                      | 4.9               | 16.17 | 8.5                  | 28.05 | 0.1                | 0.18 | 13.5  | 44.4  |  |



# SIGNAL TIMING REQUIREMENTS SYSTEM CLOCK TIMING




Figure 1 System Clock Timing Requirements

## **Test Conditions**

The following timing information is valid across the full range of recommended operating conditions.

| PARAMETER  | SYMBOL             | MIN   | TYP | MAX   | UNIT |  |  |  |  |  |
|--|--------------------|-------|-----|-------|------|--|--|--|--|--|
| Master Clock Timing Information                          |                    |       |     |       |      |  |  |  |  |  |
| MCLK cycle time  | t <sub>MCLKY</sub> | 27    |     | 500   | ns   |  |  |  |  |  |
| MCLK high time   | t <sub>MCLKH</sub> | 11    |     |       | ns   |  |  |  |  |  |
| MCLK low time  | t <sub>MCLKL</sub> | 11    |     |       | ns   |  |  |  |  |  |
| MCLK duty cycle (t <sub>MCLKH</sub> /t <sub>MCLKL)</sub> |                    | 40:60 |     | 60:40 | %    |  |  |  |  |  |



## **AUDIO INTERFACE TIMING - MASTER MODE**




Figure 2 Master Mode Digital Audio Data Timing

## **Test Conditions**

The following timing information is valid across the full range of recommended operating conditions.

| PARAMETER                                      | SYMBOL           | MIN | TYP | MAX | UNIT |  |  |  |
|--|------------------|-----|-----|-----|------|--|--|--|
| Audio Data Input Timing Information            |                  |     |     |     |      |  |  |  |
| LRCLK propagation delay from BCLK falling edge | t <sub>DL</sub>  | 4   |     | 16  | ns   |  |  |  |
| DACDAT setup time to BCLK rising edge          | t <sub>DST</sub> | 22  |     |     | ns   |  |  |  |
| DACDAT hold time from BCLK rising edge         | t <sub>DHT</sub> | 25  |     |     | ns   |  |  |  |

Table 1 Master Mode Audio Interface Timing

## **AUDIO INTERFACE TIMING - SLAVE MODE**




Figure 3 Digital Audio Data Timing - Slave Mode

#### **Test Conditions**

The following timing information is valid across the full range of recommended operating conditions.

| PARAMETER                              | SYMBOL            | MIN | TYP | MAX | UNIT |  |  |  |  |  |
|--|-------------------|-----|-----|-----|------|--|--|--|--|--|
| Audio Data Input Timing Information    |                   |     |     |     |      |  |  |  |  |  |
| BCLK cycle time                        | t <sub>BCY</sub>  | 27  |     |     | ns   |  |  |  |  |  |
| BCLK pulse width high                  | t <sub>BCH</sub>  | 11  |     |     | ns   |  |  |  |  |  |
| BCLK pulse width low                   | t <sub>BCL</sub>  | 11  |     |     | ns   |  |  |  |  |  |
| LRCLK set-up time to BCLK rising edge  | t <sub>LRSU</sub> | 7   |     |     | ns   |  |  |  |  |  |
| LRCLK hold time from BCLK rising edge  | t <sub>LRH</sub>  | 5   |     |     | ns   |  |  |  |  |  |
| DACDAT hold time from BCLK rising edge | t <sub>DH</sub>   | 5   |     |     | ns   |  |  |  |  |  |
| DACDAT set-up time to BCLK rising edge | t <sub>DS</sub>   | 7   |     |     | ns   |  |  |  |  |  |

**Table 2 Slave Mode Audio Interface Timing** 

**Note:** BCLK period should always be greater than or equal to MCLK period.



## CONTROL INTERFACE TIMING - I<sup>2</sup>C MODE

I<sup>2</sup>C mode is selected by driving the CIFMODE pin low.




Figure 4 Control Interface Timing – I<sup>2</sup>C Control Mode

## **Test Conditions**

The following timing information is valid across the full range of recommended operating conditions.

| PARAMETER                                     | SYMBOL         | MIN      | TYP | MAX | UNIT |
|---|----------------|----------|-----|-----|------|
| Program Register Input Information            |                | <u>.</u> |     | •   |      |
| SCLK Frequency                                |                |          |     | 400 | kHz  |
| SCLK Low Pulse-Width                          | t <sub>1</sub> | 100      |     |     | ns   |
| SCLK High Pulse-Width                         | $t_2$          | 100      |     |     | ns   |
| Hold Time (Start Condition)                   | t <sub>3</sub> | 600      |     |     | ns   |
| Setup Time (Start Condition)                  | t <sub>4</sub> | 600      |     |     | ns   |
| Data Setup Time                               | t <sub>5</sub> | 100      |     |     | ns   |
| SDA, SCLK Rise Time (see Note)                | $t_6$          |          |     | 300 | ns   |
| SDA, SCLK Fall Time                           | t <sub>7</sub> |          |     | 300 | ns   |
| Setup Time (Stop Condition)                   | t <sub>8</sub> | 600      |     |     | ns   |
| Data Hold Time                                | t <sub>9</sub> |          |     | 900 | ns   |
| Pulse width of spikes that will be suppressed |                | 2        |     | 8   | ns   |

Table 3 Control Interface Timing – I<sup>2</sup>C Control Mode

Note: When SCLK frequency ≤ 100kHz, the maximum rise time for SDA and SCLK is increased to 1000ns.

## **CONTROL INTERFACE TIMING - SPI MODE**

SPI mode is selected by connecting the CIFMODE pin high.




Figure 5 Control Interface Timing - SPI Control Mode

#### **Test Conditions**

The following timing information is valid across the full range of recommended operating conditions.

| PARAMETER                                     | SYMBOL           | MIN | TYP | MAX | UNIT |
|---|------------------|-----|-----|-----|------|
| Program Register Input Information            |                  |     |     |     |      |
| SCLK rising edge to CS falling edge           | t <sub>csu</sub> | 40  |     |     | ns   |
| SCLK falling edge to CS rising edge           | t <sub>cho</sub> | 40  |     |     | ns   |
| SCLK pulse cycle time                         | t <sub>scy</sub> | 160 |     |     | ns   |
| SCLK pulse width low                          | t <sub>SCL</sub> | 64  |     |     | ns   |
| SCLK pulse width high                         | t <sub>sch</sub> | 64  |     |     | ns   |
| SDA to SCLK set-up time                       | t <sub>DSU</sub> | 20  |     |     | ns   |
| SDA to SCLK hold time                         | t <sub>DHO</sub> | 40  |     |     | ns   |
| Pulse width of spikes that will be suppressed | t <sub>ps</sub>  | 2   |     | 8   | ns   |

Table 4 Control Interface Timing -SPI Control Mode



## **POWER ON RESET**




Figure 6 Internal Power on Reset Circuit Schematic

The WM8533 includes an internal Power-On-Reset circuit, as shown in Figure 6, which is used to reset the DAC digital logic into a default state after power up. The POR circuit is powered by AVDD and has as its inputs VMID and LINEVDD. It asserts POR low if VMID or LINEVDD are below a minimum threshold.




Figure 7 Typical Power Timing Requirements

Figure 7 shows a typical power-up sequence where LINEVDD comes up with AVDD. When AVDD goes above the minimum threshold,  $V_{pora}$ , there is enough voltage for the circuit to guarantee POR is asserted low and the chip is held in reset. In this condition, all writes to the control interface are ignored. After VMID rises to  $V_{pord\_hi}$  and AVDD rises to  $V_{pora\_hi}$ , POR is released high and all registers are in their default state and writes to the control interface may take place.

On power down, POR is asserted low whenever LINEVDD or AVDD drop below the minimum threshold  $V_{\text{pora\_low}}$ .

## **Test Conditions**

LINEVDD = AVDD = 3.3V, DBVDD = 1.8V, AGND = LINEGND = 0V,  $T_A = +25^{\circ}C$ 

| PARAMETER  | SYMBOL               | TEST CONDITIONS       | MIN  | TYP  | MAX  | UNIT |  |
|--|----------------------|-----------------------|------|------|------|------|--|
| Power Supply Input Timing Information                |                      |                       |      |      |      |      |  |
| VDD level to POR defined (LINEVDD/AVDD rising)       | $V_{pora}$           | Measured from LINEGND |      | 158  |      | mV   |  |
| VDD level to POR rising edge (VMID rising)           | $V_{pord\_hi}$       | Measured from LINEGND | 0.63 | 0.8  | 1    | V    |  |
| VDD level to POR rising edge (LINEVDD/AVDD rising)   | $V_{pora\_hi}$       | Measured from LINEGND | 1.44 | 1.8  | 2.18 | V    |  |
| VDD level to POR falling edge (LINEVDD/AVDD falling) | V <sub>pora_lo</sub> | Measured from LINEGND | 0.96 | 1.46 | 1.97 | V    |  |

Table 5 Power on Reset

Note: All values are simulated results



## DEVICE DESCRIPTION INTRODUCTION

The WM8533 provides high fidelity,  $2V_{rms}$  ground referenced stereo line output from a single supply line with minimal external components. The integrated DC servo eliminates the requirement for external mute circuitry by minimising DC transients at the output during power up/down. The device is well-suited to both stereo and multi-channel systems.

The device supports all common audio sampling rates between 8kHz and 192kHz using common MCLK / fs ratios. Master and slave modes are available.

The WM8533 supports both hardware and software control modes.

In hardware control mode, the digital audio interface format is switchable between 16 to 24bits LJ, RJ and  $I^2S$ , and a mute control pin is also available.

In software control modes, the digital audio interface is fully programmable, with two control interface addresses to allow multiple WM8533 devices to be configured independently.

## SOFTWARE CONTROL INTERFACE

Software control mode is selected by logic 1 or 0 on the CIFMODE pin. The logic level is referenced to the DBVDD power domain. When software mode is selected, the associated multi-function control pins are defined as described in Table 6.

| PIN NAME | PIN<br>REF | DESCRIPTION  |  |  |
|----------|------------|--|--|--|
| SDA      | C2         | Serial Data Input  |  |  |
| SCLK     | C1         | Serial Data Clock  |  |  |
| CS       | D1         | I <sup>2</sup> C Mode - Device Address<br>SPI Mode - Chip Select                                   |  |  |
| CIFMODE  | C3         | Control Interface Mode $0 = I^{2}C \text{ Mode}$ $1 = SPI \text{ Mode}$ $Z = \text{Hardware Mode}$ |  |  |

Table 6 Software Control Pin Configuration

In software control mode, the WM8533 is controlled by writing to its control registers. Readback is available for all registers, including device ID and power management status bits, in  $\rm I^2C$  control mode only. The control interface can operate as an  $\rm I^2C$  or SPI control interface: register read-back is provided on the bi-directional pin SDA in  $\rm I^2C$  mode. Note that Readback is not available in SPI mode. The WM8533 software control interface is supplied by the DBVDD power domain.

The available software control interface modes are summarised as follows:

- I<sup>2</sup>C mode uses pins SCLK and SDA.
- SPI mode uses pins  $\overline{CS}$ , SCLK and SDA.

I<sup>2</sup>C mode is selected by setting the CIFMODE pin to logic 0.

SPI mode is selected by setting the CIFMODE pin to logic 1.



#### I<sup>2</sup>C CONTROL MODE

In  $I^2C$  mode, the WM8533 is a slave device on the control interface; SCLK is a clock input, while SDA is a bi-directional data pin. To allow arbitration of multiple slaves (and/or multiple masters) on the same interface, the WM8533 transmits logic 1 by tri-stating the SDA pin, rather than pulling it high. An external pull-up resistor is required to pull the SDA line high so that the logic 1 can be recognised by the master.

In order to allow many devices to share a single  $I^2C$  control bus, every device on the bus has a unique 8-bit device ID (this is not the same as the 8-bit address of each register in the WM8533). The device ID is determined by the logic level on the  $\overline{CS}$  pin as shown in Table 7. The LSB of the device ID is the R/ $\overline{W}$  bit; this bit is set to logic 1 for "Read" and logic 0 for "Write".

| CS | DEVICE ID       |
|----|-----------------|
| 0  | 0011 0100 (34h) |
| 1  | 0011 0110 (36h) |

Table 7 Control Interface Device ID Selection

The WM8533 operates as an  $I^2C$  slave device only. The controller indicates the start of data transfer with a high to low transition on SDA while SCLK remains high. This indicates that a device ID, register address and data will follow. The WM8533 responds to the start condition and shift in the next eight bits on SDA (8-bit device ID, including Read/Write bit, MSB first). If the device ID received matches the device address of the WM8533, then the WM8533 responds by pulling SDA low on the next clock pulse (ACK). If the device ID is not recognised or the  $R/\overline{W}$  bit is set incorrectly, the WM8533 returns to the idle condition and waits for a new start condition and valid address.

If the device ID matches the device ID of the WM8533, the data transfer continues as described below. The controller indicates the end of data transfer with a low to high transition on SDA while SCLK remains high. After receiving a complete address and data sequence the WM8533 returns to the idle state and waits for another start condition. If a start or stop condition is detected out of sequence at any point during data transfer (i.e. SDA changes while SCLK is high), the device returns to the idle condition.

The WM8533 supports the following read and write operations:

- Single write
- Single read

The sequence of signals associated with a single register write operation is illustrated in Figure 8.




Figure 8 Control Interface I<sup>2</sup>C Register Write

The sequence of signals associated with a single register read operation is illustrated in Figure 9.




Figure 9 Control Interface I<sup>2</sup>C Register Read






Figure 10 Single Register Write to Specified Address



Figure 11 Single Register Read from Specified Address

## **SPI CONTROL MODE**

The WM8533 can also be controlled by writing to registers through a SPI control interface. A control word consists of 24 bits. The first bit is the read/write bit  $(R/\overline{W})$  which must always be 0, which is followed by 7 address bits (A6 to A0) that determine which control register is accessed. The remaining 16 bits (B15 to B0) are data bits, corresponding to the 16 bits in each control register.

Volume update registers R06h and R07h are unavailable in SPI control mode. To use volume update in software control mode,  $1^2$ C mode must be used.

In SPI mode, every rising edge of SCLK clocks in one data bit from the SDA pin. A rising edge on  $\overline{\text{CS}}$  latches in a complete control word consisting of the last 24 bits.

The SPI mode write operation protocol is illustrated in Figure 12.




Figure 12 SPI Control Interface - Write operation

In Write operations (R/ $\overline{W}$ =0), all SDA bits are driven by the controlling device.

## **REGISTER RESET**

Any write to register R0 (00h) will reset the WM8533. All register bits are reset to their default values.

## **CHIP ID AND REVISION**

Reading from register R0 (00h) returns the Chip ID. Reading from register R1 returns the Chip revision number.

| REGISTER<br>ADDRESS   | BIT  | LABEL             | DEFAULT | DESCRIPTION   |
|-----------------------|------|-------------------|---------|---|
| R0 (00h)<br>DEVICE_ID | 15:0 | CHIP_ID<br>[15:0] | 8523h   | Chip ID Writing to this register resets all registers to their default state. Reading from this register will indicate the Chip ID 8523h. |
| R1 (01h)<br>REVISION  | 2:0  | CHIP_REV<br>[2:0] | 001     | Chip Revision Indicates the Chip Revision number  |

Table 8 Chip ID and Revision Number



## **DIGITAL AUDIO INTERFACE**

The digital audio interface is used for inputting audio data to the WM8533. The digital audio interface uses three pins:


• DACDAT: DAC data input

· LRCLK: Left/Right data alignment clock

· BCLK: Bit clock, for synchronisation

#### MASTER AND SLAVE MODE OPERATION

The WM8533 digital audio interface can operate as a master or as a slave as shown in Figure 13 and Figure 14.






Figure 13 Slave Mode

Figure 14 Master Mode

#### **INTERFACE FORMATS**

The WM8533 supports five different audio data formats:

- Left justified
- Right justified
- I2S
- DSP Mode A
- DSP Mode B

PCM operation is supported using the DSP mode. All of these modes are MSB first. They are described in the following sections. Refer to the "Signal Timing Requirements" section for timing information. Refer to Table 10 for interface control format register settings.

#### **AUDIO DATA FORMATS**

In Right Justified mode, the LSB is available on the last rising edge of BCLK before a LRCLK transition. All other bits are transmitted before (MSB first). Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles after each LRCLK transition.




Figure 15 Right Justified Audio Interface (assuming n-bit word length)



In Left Justified mode, the MSB is available on the first rising edge of BCLK following a LRCLK transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles before each LRCLK transition.




Figure 16 Left Justified Audio Interface (assuming n-bit word length)

In  $l^2S$  mode, the MSB is available on the second rising edge of BCLK following a LRCLK transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of one sample and the MSB of the next.




Figure 17 I<sup>2</sup>S Justified Audio Interface (assuming n-bit word length)

In DSP mode, the left channel MSB is available on either the 1<sup>st</sup> (mode B) or 2<sup>nd</sup> (mode A) rising edge of BCLK (selectable by AIF\_LRCLK\_INV) following a rising edge of LRCLK. Right channel data immediately follows left channel data. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample.

In device master mode, the LRCLK output will resemble the frame pulse shown in Figure 18 and Figure 19. In device slave mode, Figure 20 and Figure 21, it is possible to use any length of frame pulse less than 1/fs, providing the falling edge of the frame pulse occurs greater than one BCLK period before the rising edge of the next frame pulse.




Figure 18 DSP Mode Audio Interface (mode A, AIF\_LRCLK\_INV=0, Master)






Figure 19 DSP Mode Audio Interface (mode B, AIF LRCLK INV=1, Master)




Figure 20 DSP Mode Audio Interface (mode A, AIF\_LRCLK\_INV=0, Slave)




Figure 21 DSP Mode Audio Interface (mode B, AIF\_LRCLK\_INV=1, Slave)

## **DIGITAL AUDIO INTERFACE CONTROL**

The control of the audio interface in software mode is achieved by register write. Dynamically changing the audio data format may cause erroneous operation and is not recommended.

Digital audio data is transferred to the WM8533 via the digital audio interface. The DAC operates in master or slave mode.

The DAC audio interface requires left/right frame clock (LRCLK) and bit clock (BCLK). These can be supplied externally (slave mode) or they can be generated internally (master mode). Selection of master and slave mode is achieved by setting AIF\_MSTR bit in Register 3.

The frequency of LRCLK in master mode is dependent upon the DAC master clock frequency and the AIF\_SR [2:0] bits. The frequency of BCLK in master mode can be selected by AIF\_BCLKDIV [2:0]. In slave mode, the MCLK to LRCLK ratio can be auto-detected or set manually using the AIF\_SR [2:0] bits.



| REGISTER<br>ADDRESS   | BIT | LABEL                 | DEFAULT | DESCRIPTION  |
|-----------------------|-----|-----------------------|---------|--|
| R3 (03h)              | 7   | AIF_MSTR              | 0       | Master/Slave Select                                |
| AIF_CTRL1             |     |                       |         | 0 = Slave<br>1 = Master                            |
| R4 (04h)<br>AIF CTRL2 | 5:3 | AIF_BCLKD<br>IV [2:0] | 000     | BCLK Divider Control (Master Mode)<br>000 = MCLK/4 |
| All_CTREZ             |     | 17 [2.0]              |         | 000 = MCLK/4<br>001 = MCLK/8                       |
|                       |     |                       |         | 010 = 32fs<br>011 = 64fs                           |
|                       |     |                       |         | 100 = 128fs  |
|                       |     |                       |         | 101 to 111 = Reserved                              |
|                       | 2:0 | AIF_SR                | 000     | MCLK:LRCLK Ratio                                   |
|                       |     | [2:0]                 |         | 000 = Auto detect                                  |
|                       |     |                       |         | 001 = 128fs  |
|                       |     |                       |         | 010 = 192fs  |
|                       |     |                       |         | 011 = 256fs  |
|                       |     |                       |         | 100 = 384fs  |
|                       |     |                       |         | 101 = 512fs  |
|                       |     |                       |         | 110 = 768fs  |
|                       |     |                       |         | 111 = 1152fs                                       |

**Table 9 DAC Clocking Mode Control** 

Interface timing is such that the input data and left/right clock are sampled on the rising edge of BCLK. By setting the appropriate BCLK and LRCLK polarity bits, the WM8533 DAC can sample data on the opposite clock edges.

The control of audio interface formats and clock polarities is summarised in Table 10.

| REGISTER<br>ADDRESS   | BIT | LABEL             | DEFAULT | DESCRIPTION  |
|-----------------------|-----|-------------------|---------|--|
| R3 (03h)<br>AIF_CTRL1 | 6   | AIF_LRCLK<br>_INV | 0       | URCLK Inversion Control  0 = Normal polarity  1 = Inverted polarity  When AIF_FMT [1:0]=11 (DSP Mode):  0 = Mode A (2nd clock)  1 = Mode B (1st clock) |
|                       | 5   | AIF_BCLK_<br>INV  | 0       | BCLK Inversion Control Slave mode: 0 = use rising edge 1 = use falling edge Master mode: 0 = BCLK normal 1 = BCLK inverted                             |
|                       | 4:3 | AIF_WL<br>[1:0]   | 10      | Audio Data Word Length 00 = 16 bits 01 = 20 bits 10 = 24 bits 11 = 32 bits   |
|                       | 1:0 | AIF_FMT<br>[1:0]  | 10      | Audio Data Interface Format  00 = Right justified  01 = Left justified  10 = I2S format  11 = DSP mode   |

Table 10 Audio Interface Control



## **DIGITAL AUDIO DATA SAMPLING RATES**

The external master clock is applied directly to the MCLK input pin. In a system where there are a number of possible sources for the reference clock, it is recommended that the clock source with the lowest jitter be used for the master clock to optimise the performance of the WM8533.

In slave mode the WM8533 has a detection circuit that automatically determines the relationship between the master clock frequency (MCLK) and the sampling rate (LRCLK), to within ±32 system clock periods. The MCLK must be synchronised with the LRCLK, although the device is tolerant of phase variations or jitter on the MCLK.

If the device is configured in slave mode using auto-detect or in hardware mode, and during sample rate change the ratio between MCLK and LRCLK varies more than once within 1026 LRCLK periods, then it is recommended that the device be taken into the standby state or the off state before the sample rate change and held in standby until the sample rate change is complete. This will ensure correct operation of the detection circuit on the return to the enabled state. For details on the standby state, please refer to the "Software Control Interface" (software mode, page 15) and "Power Up and Down Control In Hardware Mode" sections of the datasheet (hardware mode, on page 29).

The DAC supports MCLK to LRCLK ratios of 128fs to 1152fs and sampling rates of 8kHz to 192kHz, provided the internal signal processing of the DAC is programmed to operate at the correct rate.

Table 11 shows typical master clock frequencies and sampling rates supported by the WM8533 DAC.

| SAMPLE RATE |             |             | QUENCY (MHz) |             |             |             |             |
|-------------|-------------|-------------|--------------|-------------|-------------|-------------|-------------|
| (LRCLK)     | 128fs       | 192fs       | 256fs        | 384fs       | 512fs       | 768fs       | 1152fs      |
| 8kHz        | Unavailable | Unavailable | 2.048        | 3.072       | 4.096       | 6.144       | 9.216       |
| 32kHz       | Unavailable | Unavailable | 8.192        | 12.288      | 16.384      | 24.576      | 36.864      |
| 44.1kHz     | Unavailable | Unavailable | 11.2896      | 16.9344     | 22.5792     | 33.8688     | Unavailable |
| 48kHz       | Unavailable | Unavailable | 12.288       | 18.432      | 24.576      | 36.864      | Unavailable |
| 88.2kHz     | 11.2896     | 16.9344     | 22.5792      | 33.8688     | Unavailable | Unavailable | Unavailable |
| 96kHz       | 12.288      | 18.432      | 24.576       | 36.864      | Unavailable | Unavailable | Unavailable |
| 176.4kHz    | 22.5792     | 33.8688     | Unavailable  | Unavailable | Unavailable | Unavailable | Unavailable |
| 192kHz      | 24.576      | 36.864      | Unavailable  | Unavailable | Unavailable | Unavailable | Unavailable |

Table 11 MCLK Frequencies and Audio Sample Rates



#### **DAC FEATURES**

#### SYSTEM ENABLE

The WM8533 includes a number of enable and disable mechanisms to allow the device to be powered on and off in a pop-free manner. The SYS\_ENA [1:0] control bits enable the DAC and analogue paths.

| REGISTER<br>ADDRESS | BIT | LABEL            | DEFAULT | DESCRIPTION  |
|---------------------|-----|------------------|---------|--|
| R2 (02h)<br>PSCTRL1 | 1:0 | SYS_ENA<br>[1:0] | 00      | System Power Control  00 = Off  01 = Power down  10 = Power up (Digital Soft Mute)  11 = Power up (un-muted) |

**Table 12 System Enable Control** 

**Note:** MCLK must be present at all times when using the SYS\_ENA [1:0] bits. If MCLK is stopped at any point the device will power down to the 'off' state, but all register settings will remain. Restarting MCLK will start the device internal power sequence and the device will return to the power state set by the SYS\_ENA [1:0] bits.

The power up and power down sequences are summarised in Figure 22. There is no requirement to manually cycle the device through the sequence via register writes, as the device will always automatically step through each stage in the sequence.

#### **Power Up**

When SYS\_ENA [1:0]=00, the internal clocks are stopped and all analogue and digital blocks are disabled for maximum power saving. The device starts up in this state in software mode. Setting SYS\_ENA [1:0]=01 enables the internal charge pump and required control circuitry, but the signal path remains powered down. When SYS\_ENA [1:0]=10 all blocks are powered up sequentially and full system configuration is achieved. Once this is complete, the device is ready to pass audio but is muted with a digital soft mute. Setting SYS\_ENA [1:0]=11 releases the digital soft mute and audio playback begins.

#### **Power Down**

When SYS\_ENA [1:0]=11 the device is powered up and passing audio. Changing SYS\_ENA [1:0]=10 applies a digital soft mute to the output, with attenuation of 100dB on the input signal. Setting SYS\_ENA [1:0]=01 sequentially powers down all circuit blocks but leaves the charge pump and required control circuitry enabled. This state is equivalent to the Hardware Mode mute state, and will give 120dB attenuation on the input signal. This can be considered the low-power standby state. Finally, setting SYS\_ENA [1:0]=00 will disable all circuit blocks including the charge pump, and full system initialisation will be required to restart the device.




Figure 22 SYS\_ENA [1:0] Power Up and Down Sequences



#### **DIGITAL VOLUME CONTROL**

The WM8533 DAC includes digital volume control, allowing the digital gain to be adjusted between -100dB and +12dB in 0.25dB steps. Volume update bits allow the user to write both left and right channel volume changes before the volume is updated.

Note that digital volume control is only available in I<sup>2</sup>C mode.

| REGISTER<br>ADDRESS   | BIT | LABEL             | DEFAULT | DESCRIPTION  |
|-----------------------|-----|-------------------|---------|--|
| R6 (06h)<br>DAC_GAINL | 9   | DACL_VU           | 0       | DAC Digital Volume Update 0 = Latch DAC volume setting into Register   |
| R7 (07h)<br>DAC_GAINR | 9   | DACR_VU           | 0       | Map but do not update volume  1 = Latch DAC volume setting into Register  Map and update left and right channels  simultaneously |
| R6 (06h)<br>DAC_GAINL | 8:0 | DACL_VOL<br>[8:0] | 190h    | DAC Digital Volume<br>000h = -100dB  |
| R7 (07h)<br>DAC_GAINR | 8:0 | DACR_VOL<br>[8:0] | 190h    | 001h = -99.75dB<br>002h = -99.5dB<br>0.25dB steps<br>190h = 0dB<br>0.25dB steps<br>1BEh = +11.75dB<br>1BFh to 1FFh = +12dB       |

**Table 13 DAC Digital Volume Control** 

## **VOLUME CHANGE MODES**

Volume can be adjusted by step change (either using zero cross or not) or by soft ramp. The volume change mode is controlled by the DAC\_VOL\_DOWN\_RAMP and DAC\_VOL\_UP\_RAMP bits in R5:

| REGISTER<br>ADDRESS   | BIT | LABEL                     | DEFAULT | DESCRIPTION   |
|-----------------------|-----|---------------------------|---------|---|
| R5 (05h)<br>DAC_CTRL3 | 1   | DAC_VOL<br>_UP_RAM<br>P   | 0       | DAC Digital Volume Increase Control 0 = Apply volume increases instantly (step) 1 = Ramp volume increases |
|                       | 0   | DAC_VOL<br>_DOWN_<br>RAMP | 1       | DAC Digital Volume Decrease Control 0 = Apply volume decreases instantly (step) 1 = Ramp volume decreases |

**Table 14 Volume Ramp Control** 

