



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com


Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



TABLE OF CONTENTS

DESCRIPTION	1
FEATURES	1
APPLICATIONS	1
BLOCK DIAGRAM	1
TABLE OF CONTENTS	2
PIN CONFIGURATION	3
ORDERING INFORMATION	3
PIN DESCRIPTION	4
ABSOLUTE MAXIMUM RATINGS	5
RECOMMENDED OPERATING CONDITIONS	5
ELECTRICAL CHARACTERISTICS	6
TERMINOLOGY	8
POWER CONSUMPTION	9
SIGNAL TIMING REQUIREMENTS	11
DEVICE DESCRIPTION	14
INTRODUCTION.....	14
INPUT SIGNAL PATH.....	14
ANALOGUE TO DIGITAL CONVERTER (ADC).....	19
3D STEREO ENHANCEMENT	20
AUTOMATIC LEVEL CONTROL (ALC)	21
DIGITAL AUDIO INTERFACE.....	24
MASTER CLOCK AND AUDIO SAMPLE RATES.....	28
CONTROL INTERFACE.....	30
POWER SUPPLIES	31
POWER MANAGEMENT	31
REGISTER MAP	32
DIGITAL FILTER CHARACTERISTICS	33
TERMINOLOGY.....	33
DIGITAL FILTER RESPONSES.....	34
APPLICATIONS INFORMATION	36
LINE INPUT CONFIGURATION.....	36
MICROPHONE INPUT CONFIGURATION.....	36
RECOMMENDED EXTERNAL COMPONENTS	37
PACKAGE DIMENSIONS	38
IMPORTANT NOTICE	39
ADDRESS:.....	39
REVISION HISTORY	40

PIN CONFIGURATION



ORDERING INFORMATION

ORDER CODE	TEMPERATURE RANGE	PACKAGE	MOISTURE SENSITIVITY LEVEL	PEAK SOLDERING TEMPERATURE
WM8737CLGEFL	-25°C to +85°C	32-pin QFN (5x5x0.9mm) lead free	MSL1	260°C
WM8737CLGEFL/R	-25°C to +85°C	32-pin QFN (5x5x0.9mm) lead free, tape and reel	MSL1	260°C

Note:

Reel Quantity = 3,500

PIN DESCRIPTION

PIN NO	NAME	TYPE	DESCRIPTION
1	NC	No Connect	No Internal Connection
2	SCLK	Digital Input	Control Interface Clock Input
3	DBVDD	Supply	Digital Buffer (I/O) Supply
4	DCVDD	Supply	Digital Core Supply
5	DGND	Supply	Digital Ground (return path for both DCVDD and DBVDD)
6	NC	No Connect	No Internal Connection
7	MCLK	Digital Input	Master Clock
8	BCLK	Digital Input / Output	Audio Interface Bit Clock
9	ADCDAT	Digital Output	ADC Digital Audio Data
10	ADCLRC	Digital Input / Output	Audio Interface Left / Right Clock
11	MODE	Digital Input	Control Interface Selection
12	AGND	Supply	Analogue Ground (return path for both AVDD and MVDD)
13	MICBIAS	Analogue Output	Microphone Bias
14	MVDD	Supply	Microphone Bias and Microphone Pre-amplifier Positive Supply
15	AVDD	Supply	Analogue Positive Supply
16	RACIN	Analogue Input	Right Channel DC Blocking Capacitor
17	RACOUT	Analogue Output	Right Channel DC Blocking Capacitor
18	RINPUT3	Analogue Input	Right Channel Input 3
19	RINPUT2	Analogue Input	Right Channel Input 2
20	RINPUT1	Analogue Input	Right Channel Input 1
21	LINPUT1	Analogue Input	Left Channel Input 1
22	LINPUT2	Analogue Input	Left Channel Input 2
23	LINPUT3	Analogue Input	Left Channel Input 3
24	LACOUT	Analogue Output	Left Channel DC Blocking Capacitor
25	LACIN	Analogue Input	Left Channel DC Blocking Capacitor
26	VMID	Analogue Output	Midrail Voltage Decoupling Capacitor
27	VREF	Analogue Output	Reference Voltage Decoupling Capacitor
28	VREFP	Analogue Output	Positive Reference Decoupling Connection
29	VREFN	Analogue Output	Negative Reference Decoupling Connection
30	AGND	Supply	Analogue Ground (return path for both AVDD and MVDD)
31	CSB	Digital Input	Chip Select / Device Address Selection
32	SDIN	Digital Input / Output	Control Interface Data Port

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Wolfson tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.

MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

CONDITION	MIN	MAX
Supply voltages	-0.3V	+3.63V
Voltage range digital inputs	DGND -0.3V	DBVDD +0.3V
Voltage range analogue inputs	AGND -0.3V	AVDD +0.3V
Voltage range LACIN, RACIN, LACOUT, RACOUT, MICBIAS	AGND -0.3V	MVDD +0.3V
Master Clock Frequency		40MHz
Operating temperature range, T _A	-25°C	+85°C
Storage temperature after soldering	-65°C	+150°C

Notes:

1. Analogue and digital grounds must always be within 0.3V of each other.
2. All digital and analogue supplies are completely independent from each other.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Digital supply range (Core)	DCVDD		1.42		3.6	V
Digital supply range (I/O Buffers)	DBVDD		1.8		3.6	V
Analogue supplies range	AVDD, MVDD		1.8		3.6	V
Ground	DGND, AGND			0		V

Notes:

1. DBVDD must be greater than or equal to DCVDD.

ELECTRICAL CHARACTERISTICS**Test Conditions**

DCVDD = 1.5V, AVDD = MVDD = 3.3V, T_A = +25°C, 1kHz -1dBFS signal, Normal Power Mode, fs = 48kHz, PGA gain = 0dB, 24-bit audio data, unless otherwise stated. Microphone preamplifier at maximum bias (default) and gain 13dB, unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Microphone Preamplifier (LINPUT1/2/3, RINPUT1/2/3) to ADC						
Microphone Pre-amp (Boost) Gain		MICBOOST = 00		13		dB
		MICBOOST = 01		18		
		MICBOOST = 10		28		
		MICBOOST = 11		33		
Microphone preamplifier noise (referred to input) (A-weighted)		Voltage at 1kHz Micboost gain = 28dB		6		nV / $\sqrt{\text{Hz}}$
		at 20Hz – 20kHz Micboost gain = 28dB		0.7 -123		$\mu\text{V rms}$ dBV
Input Offset Voltage				1		mV
Microphone preamplifier Signal to Noise Ratio (A-weighted) (Note 1)	SNR	AVDD = 3.3V 600 Ω R _{source}		109		dB
		AVDD=1.8V 600 Ω R _{source}		102		
		28 dB gain, AVDD = 3.3V 600 Ω R _{source}		94		
Dynamic Range (Note 2)	DNR	A-weighted, -60dBFS Gain = 0dB		94		dB
Total Harmonic Distortion (Note 3)	THD	13dB gain, AVDD = 3.3V, Single Channel		-74 0.02		dB %
		13dB gain, AVDD=1.8V, Single Channel		-70 0.03		
Channel Separation				-65		dB
Power Supply Rejection Ratio	PSRR	1kHz, 100mV pk-pk,		60		dB
Input Leakage		Microphone preamplifier enabled	-10	1	10	μA
Input Resistance	Ω			500k		Ω

Test Conditions

DCVDD = 1.5V, AVDD = MVDD = 3.3V, T_A = +25°C, 1kHz -1dBFS signal, Normal Power Mode, fs = 48kHz, PGA gain = 0dB, 24-bit audio data, unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Line Inputs (LINPUT1/2/3, RINPUT1/2/3) to ADC – MIC pre-amp BYPASSED						
Full Scale Input Signal Level (for ADC 0dB Input at 0dB Gain)		AVDD = 3.3V		1.0		V rms
		AVDD = 1.8V		0.545		
Signal to Noise Ratio (A-weighted) (Note 1)	SNR	AVDD = 3.3V, Normal Power Mode	90	97		dB
		AVDD = 2.7V, Normal Power Mode		95		
		AVDD = 1.8V, Normal Power Mode		92		
		AVDD = 3.3V, Low Power Mode		95		
		AVDD = 2.7V, Low Power Mode		93		
		AVDD = 1.8V, Low Power Mode		90		
Dynamic Range (A-weighted) (Note 2)	DNR	-60dBFS, Normal Power Mode	90	97		dB
		-60dBFS, Low Power Mode		95		
Total Harmonic Distortion (Note 3)	THD	-1dB input		-84 (0.006%)		dB %
		-1dB input, AVDD=1.8V		-81 (0.009%)		
ADC Channel Separation (Note 4)		1kHz signal		105		dB
Channel Matching		1kHz signal		0.2		dB
Programmable Gain Amplifier (PGA)						
Programmable Gain			-97	0	30	dB
Programmable Gain Step Size		Monotonic		0.5		dB
Gain Error (Deviation from ideal 0.5dB/step gain characteristic)		1kHz signal	-0.3		0.3	dB
Input Resistance		0dB gain		30		kΩ
		30dB gain		1.9		
Input Capacitance				16.9pF		pF
Automatic Level Control (ALC)						
Typical Record Level			-18		-3	dB
Gain Hold Time (Note 5)	t _{HLD}	MCLK = 12.288MHz (Note 3)	0, 2.67, 5.33, 10.67, ... , 43691 (time doubles with each step)			ms
Gain Ramp-Up (Decay) Time (Notes 6, 7)	t _{DCY}		33.6, 67.2, 134.4, ... , 3441 (time doubles with each step)			ms
Gain Ramp-Down (Attack) Time (Notes 6, 7)	t _{ATK}		8.4, 16.8, 33.6, ... , 8600 (time doubles with each step)			ms

Test Conditions

DCVDD = 1.5V, AVDD = MVDD = 3.3V, T_A = +25°C, 1kHz -1dBFS signal, Normal Power Mode, fs = 48kHz, PGA gain = 0dB, 24-bit audio data, unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Analogue Reference Levels						
Mid-rail Reference Voltage	VMID		-3%	AVDD/2	+3%	V
VMID Output Resistance	R _{VMID}			75		kΩ
Buffered Reference Voltage	VREF		-3%	AVDD/2	+3%	V
Microphone Bias						
Bias Voltage	V _{MICBIAS}	MICBIAS = 01		0.75×AVDD		V
		MICBIAS = 10	0.9×AVDD -3%	0.9×AVDD	0.9×AVDD +3%	V
		MICBIAS = 11, AVDD = 2.5V		1.2×AVDD		V
Bias Current Source	I _{MICBIAS}				3	mA
Output Noise Voltage	V _n	1K to 20kHz		24		nV/√Hz
Digital Input / Output						
Input HIGH Level	V _{IH}		0.7×DBVDD			V
Input LOW Level	V _{IL}				0.3×DBVDD	V
Output HIGH Level	V _{OH}	I _{OH} = 1mA	0.9×DBVDD			V
Output LOW Level	V _{OL}	I _{OL} = -1mA			0.1×DBVDD	V

TERMINOLOGY

- Signal-to-noise ratio (dB) – for the microphone preamplifiers, quoted SNR is the ratio of the rms voltages of the full-scale output at the L/RACOUT pins and the noise observed at these pins with no input signals. This figure indicates only the microphone preamplifier noise and does **not** account for additional noise that will be added by the PGAs and ADCs in obtaining the final digitised result. For the line inputs, quoted SNR is the ratio of the rms code ranges as measured at the ADC output for a full-scale output signal and the noise observed with no input. This figure combines the PGA and ADC noise contributions. (No Auto-zero or Auto-mute function is employed in achieving these results).
- Dynamic range (dB) - DR measures the ratio in the ADC output between the full-scale signal power and all power contributed by noise and spurious tones in the specified bandwidth. Normally THD+N is measured at 60dB below full scale (to reduce any distortion components to negligible levels) and the measurement is then corrected by adding the 60dB to its magnitude. (e.g. THD+N @ -60dB= -32dB, DR= 60 + |-32| = 92dB).
- Total Harmonic Distortion and Noise (dB) - THD+N is a ratio of the rms values of (Noise + Distortion) and Signal.
- Channel Separation (dB) - Also known as Cross-Talk. This is a measure of the amount one channel is isolated from the other. Normally measured by sending a full scale signal down one channel and measuring how much of this signal appears at the output of the other channel.
- Hold Time is the length of time between a signal detected by the ALC as being too quiet and beginning to ramp up the gain. It does not apply to ramping down the gain when the signal is too loud, which happens without a delay.
- Ramp-up and Ramp-Down times are defined as the time it takes for the PGA to sweep across 90% of its gain range.
- All hold, ramp-up and ramp-down times scale proportionally with MCLK

Notes:

- All performance measurements are done with a 20kHz low pass filter, and where noted an A-weight filter. Failure to use such a filter will result in higher THD+N and lower SNR and Dynamic Range readings than are found in the Electrical Characteristics. The low pass filter removes out of band noise; although this is not audible, it may affect dynamic specification values.
- VMID and VREF are each to be decoupled to a clean analogue ground with 10uF and 0.1uF capacitors placed as close to the device package as possible. Smaller capacitors may reduce performance. VREFP should be connected to VREF and VREFN should be connected to AGND using short PCB traces. It is not recommended to connect other components to VMID or VREF in case of noise injection to the internal references of the device.

POWER CONSUMPTION

The power consumption of the WM8737L depends on the following factors.

- Supply voltages: Reducing the supply voltages also reduces supply currents, and therefore results in significant power savings (at the cost of reduced maximum SNR and THD performance).
- Operating mode: Power consumption is lower when microphone pre-amps are not used. It can be also reduced in mono or analogue mix-to-mono modes by switching off unused PGAs and ADCs via the power management register.

MODE DESCRIPTION	POWER MANAGEMENT REGISTER SETTING	TYP. SUPPLY CURRENTS (MILLIAMPS)			TOTAL POWER (mW)
		I _{AVDD}	I _{DBVDD}	I _{DCVDD}	
MVDD = 1.8V, AVDD = 1.8V, DBVDD = 1.8V, DCVDD = 1.5V, Low Power Mode, no MICBIAS or mic preamps					
OFF	00000000	0.000	0.000	0.007	0.011
Standby	11000000	0.692	0.004	0.009	1.356
Mono (L/R)	111101000 / 111010100	1.978	0.011	1.633	6.029
Stereo / Digital Mono Mix	111111100	3.205	0.018	1.666	8.299
Analogue mono mix (without dc monitoring via Right ADC)	111111000	2.543	0.017	1.640	6.537
Analogue mono mix (with continuous dc monitoring via Right ADC)	111111100	3.205	0.018	1.670	8.306
Using MICBIAS in 0.9 X AVDD mode in addition to any of the above	Set appropriate MICBIAS[1:0] bits in power management register	+0.255	-	-	+0.459
Using microphone boost preamplifiers in addition to any of the above	Set appropriate MBCTRL[1:0] bits in register 09h and set LMBE and/or RMBE bits in registers 02h and 03h	+0.692	-	-	+1.688
MVDD = 3.3V, AVDD = 3.3V, DBVDD = 3.3V, DCVDD = 1.5V, Low Power Mode, no MICBIAS or mic preamps					
OFF	00000000	0.000	0.000	0.007	0.011
Standby	11000000	1.288	0.007	0.064	0.117
Mono (L/R)	111101000 / 111010100	2.993	0.018	1.624	12.173
Stereo / Digital Mono Mix	111111100	4.453	0.031	1.650	17.273
Analogue mono mix (without dc monitoring via Right ADC)	111111000	3.684	0.018	1.620	14.648
Analogue mono mix (with continuous dc monitoring via Right ADC)	111111100	4.453	0.031	1.660	17.288
Using MICBIAS in 0.9 X AVDD mode in addition to any of the above	Set appropriate MICBIAS[1:0] bits in power management register	+0.47	-	-	+1.551
Using microphone boost preamplifiers in addition to any of the above	Set appropriate MBCTRL[1:0] bits in register 09h and set LMBE and/or RMBE bits in registers 02h and 03h	+1.413	-	-	+4.663

MVDD = 1.8V, AVDD = 1.8V, DBVDD = 1.8V, DCVDD = 1.5V, Normal Power Mode, no MICBIAS or mic preamps					
OFF	000000000	0.000	0.000	0.007	0.011
Standby	110000000	0.698	0.004	0.069	1.367
Mono (L/R)	111101000 / 111010100	3.453	0.010	1.910	9.098
Stereo / Digital Mono Mix	111111100	6.109	0.017	1.955	13.959
Analogue mono mix (without dc monitoring via Right ADC)	111111000	4.574	0.010	1.910	11.116
Analogue mono mix (with continuous dc monitoring via Right ADC)	111111100	6.109	0.017	1.940	13.937
Using MICBIAS in 0.9 X AVDD mode in addition to any of the above	Set appropriate MICBIAS[1:0] bits in power management register	+0.252	-	-	+0.454
Using microphone boost preamplifiers in addition to any of the above	Set appropriate MBCTRL[1:0] bits in register 09h and set LMBE and/or RMBE bits in registers 02h and 03h	+0.738	-	-	+1.328
MVDD = 3.3V, AVDD = 3.3V, DBVDD = 3.3V, DCVDD = 1.5V, Normal Power Mode, no MICBIAS or mic preamps					
OFF	000000000	0.001	0.000	0.007	0.014
Standby	110000000	1.288	0.007	0.064	4.371
Mono (L/R)	111101000 / 111010100	4.632	0.020	1.905	18.210
Stereo / Digital Mono Mix	111111100	7.750	0.032	1.950	28.606
Analogue mono mix (without dc monitoring via Right ADC)	111111000	5.996	0.020	1.890	22.688
Analogue mono mix (with continuous dc monitoring via Right ADC)	111111100	7.750	0.033	1.960	28.624
Using MICBIAS in 0.9 X AVDD mode in addition to any of the above	Set appropriate MICBIAS[1:0] bits in power management register	+0.446	-	-	+1.472
Using microphone boost preamplifiers in addition to any of the above	Set appropriate MBCTRL[1:0] bits in register 09h and set LMBE and/or RMBE bits in registers 02h and 03h	+1.406	-	-	+4.640

Table 1 Supply Current Consumption (see also “Power Management” section)

Notes:

1. $T_A = +25^\circ\text{C}$, Slave Mode, $f_s = 48\text{kHz}$, $MCLK = 12.288\text{ MHz}$ (256fs), 24-bit data
2. All figures are quiescent, with no signal.

SIGNAL TIMING REQUIREMENTS

SYSTEM CLOCK TIMING




Figure 1 System Clock Timing Requirements

Test Conditions

DBVDD = 3.3V, DCVDD = 1.42 to 3.6V, DGND = 0V, $T_A = +25^{\circ}\text{C}$, Slave Mode $f_s = 48\text{kHz}$, MCLK = 256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
System Clock Timing Information					
MCLK System clock pulse width high	T_{MCLKL}	13			ns
MCLK System clock pulse width low	T_{MCLKH}	13			ns
MCLK System clock cycle time	T_{MCLKY}	26			ns

AUDIO INTERFACE TIMING – MASTER MODE




Figure 2 Digital Audio Data Timing – Master Mode (see Control Interface)

Test Conditions

DBVDD = 3.3V, DCVDD = 1.42 to 3.6V, DGND = 0V, $T_A = +25^{\circ}\text{C}$, Slave Mode, $f_s = 48\text{kHz}$, MCLK = 256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Audio Data Input Timing Information					
ADCLRC propagation delay from BCLK falling edge	t_{DL}	0		10	ns
ADCDAT propagation delay from BCLK falling edge	t_{DDA}	0		10	ns

AUDIO INTERFACE TIMING – SLAVE MODE




Figure 3 Digital Audio Data Timing – Slave Mode

Test Conditions

DBVDD = 3.3V, DCVDD = 1.42 to 3.6V, DGND = 0V, T_A = +25°C, Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Audio Data Input Timing Information					
BCLK cycle time	t _{BCY}	50			ns
BCLK pulse width high	t _{BCH}	20			ns
BCLK pulse width low	t _{BCL}	20			ns
ADCLRC set-up time to BCLK rising edge	t _{LRSU}	10			ns
ADCLRC hold time from BCLK rising edge	t _{LRH}	10			ns
ADCCAT propagation delay from BCLK falling edge	t _{DD}	0		10	ns

CONTROL INTERFACE TIMING – 3-WIRE MODE




Figure 4 Control Interface Timing – 3-Wire Serial Control Mode

Test Conditions

DBVDD = 3.3V, DCVDD = 1.42 to 3.6V, DGND = 0V, T_A = +25°C, Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Program Register Input Information					
SCLK rising edge to CSB rising edge	t _{SCS}	40			ns
SCLK pulse cycle time	t _{SCY}	80			ns
SCLK pulse width low	t _{SCL}	40			ns
SCLK pulse width high	t _{SCH}	40			ns
SDIN to SCLK set-up time	t _{DSU}	10			ns
SCLK to SDIN hold time	t _{DHO}	10			ns
CSB pulse width low	t _{CSL}	10			ns
CSB pulse width high	t _{CSH}	10			ns
CSB rising to SCLK rising	t _{CSS}	10			ns
Pulse width of spikes which will be suppressed	t _{SP}	0		5	ns

CONTROL INTERFACE TIMING – 2-WIRE MODE




Figure 5 Control Interface Timing – 2-Wire Serial Control Mode

Test Conditions

DBVDD = 3.3V, DCVDD = 1.42 to 3.6V, DGND = 0V, T_A = +25°C, Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Program Register Input Information					
SCLK Frequency		0		400	kHz
SCLK Low Pulse-Width	t ₁	1.3			us
SCLK High Pulse-Width	t ₂	600			ns
Hold Time (Start Condition)	t ₃	600			ns
Setup Time (Start Condition)	t ₄	600			ns
Data Setup Time	t ₅	100			ns
SDIN, SCLK Rise Time	t ₆			300	ns
SDIN, SCLK Fall Time	t ₇			300	ns
Setup Time (Stop Condition)	t ₈	600			ns
Data Hold Time	t ₉			900	ns

DEVICE DESCRIPTION

INTRODUCTION

The WM8737L is a low power analogue to digital converter (ADC) designed for audio recording. Its features, performance and low power consumption make it ideal for recordable CD players, MP3 players, portable MD players and PDAs.

The device includes three stereo analogue inputs with a multiplexer to select between inputs. Each input can be used as either a line level input or as a microphone input with on-chip microphone pre-amplifiers. A programmable gain amplifier provides additional gain or attenuation, and can be used for automatic level control (ALC), keeping the recording volume constant. It is also possible to use the WM8737L as a mono device, or to mix the two channels to mono, either in the analogue or in the digital domain.

The ADC is of a high quality using a multi-bit high-order oversampling architecture delivering high SNR at low power consumption. It can operate at oversampling rates of 64fs (low power mode) or 128fs (normal power mode), allowing users to design for low power consumption or high performance. The ADC also includes a digital high pass filter to remove unwanted DC components from the audio signal. This filter may be turned off for DC measurements.

The output from the ADC is available on a configurable digital audio interface. It supports a number of audio data formats including I²S, DSP Mode, Left justified and Right justified, and can operate in master or slave modes.

The WM8737L master clock can be either an industry standard 256/384 f_s clock or a 12MHz/24MHz USB clock. Sample rates of 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz, 88.2kHz and 96kHz can be generated directly from the master clock, without an external PLL. The digital filters are optimised for each sample rate.

The WM8737L can be controlled through a 2 wire or 3 wire MPU control interface. It is fully compatible and an ideal partner for a range of industry standard microprocessors, controllers and DSPs.

The design of the WM8737L has minimised power consumption without compromising performance. It can operate at very low voltages, can power off parts of the circuitry under software control and includes standby and power off modes.

INPUT SIGNAL PATH

The signal path consists of a multiplexer switch to select between three sets of analogue inputs, followed by a microphone boost preamplifier with selectable gain settings of 13dB, 18dB, 28dB and 33dB.

The microphone preamplifier feeds into a PGA (programmable gain amplifier) via an external capacitor which removes dc offsets that could otherwise produce zipper noise when the PGA gain changes. Alternatively, for line input signals, the microphone preamplifier can be bypassed to reduce power consumption and noise. The PGA gain can be controlled either by the user or by the on-chip ALC function (see Automatic Level Control).

The output signal from each PGA (left and right) enters an ADC where it is digitised. The two channels can also be mixed in the analogue domain and digitised in one ADC while the other ADC is switched off to reduce power consumption (see "Power Management" section). The mono-mix signal appears on both digital output channels.

LEFT AND RIGHT CHANNEL SIGNAL INPUTS

The WM8737L has two sets of low capacitance ac coupled analogue inputs, LINPUT1, LINPUT2, LINPUT3 and RINPUT1, RINPUT2, RINPUT3. The LINSEL and RINSEL control bits select between them. These inputs can be configured as microphone or line inputs by enabling or disabling the microphone preamplifier. All inputs have high impedance when the preamplifier is used and their impedance is between 1.8kΩ and 50kΩ (depending on PGA gain) if the preamplifier is bypassed.

The microphone preamplifier has very high gain settings. Care should be taken to prevent the input signal to the microphone preamplifier from exceeding the supply rails which will saturate the microphone preamplifier and may cause the preamplifier to oscillate. This is more likely to happen at the higher gain settings of +28dB and +33dB. The input signal should be limited to prevent the input signal from exceeding the supply rails and saturating the microphone preamplifier.

The signal inputs are internally high-impedance biased to the reference voltage, VREF. Whenever line inputs are muted or the device is placed into standby mode 2 (see “Power Management” section), the inputs stay biased to VREF. This reduces any audible clicks that may otherwise be heard when changing inputs or awakening from standby.

DC MEASUREMENT

For dc measurements (battery voltage monitoring for example), the LINPUT1 and/or RINPUT1 pins can be taken directly into the respective ADC, bypassing the microphone preamplifier and PGA.

In dc mode the ADC output is mid-scale for L/RINPUT1 voltage AGND and full-scale for L/RINPUT1 voltage $1.7 \times AVDD$. Note that L/RINPUT1 must not exceed AVDD and so a voltage divider will be required to bring the battery voltage into range.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R2 (02h) Analogue Audio Path Control (Left Channel)	8:7	LINSEL	00	Left Channel Input Select 00: LINPUT1 01: LINPUT2 10: LINPUT3 11: dc measure on LINPUT1
	6:5	LMICBOOST[1:0]	00	Left Channel Microphone Gain Boost 00: 13dB boost 01: 18dB boost 10: 28dB boost 11: 33dB boost
	4	LMBE	0	Left Channel Mic Boost Enable 0: Mic preamp disabled, bypass switch is closed. 1: Mic preamp is enabled, bypass switch is open.
R3 (03h) Analogue Audio Path Control (Right Channel)	8:7	RINSEL	00	Right Channel Input Select 00: RINPUT1 01: RINPUT2 10: RINPUT3 11: dc measure on RINPUT1
	6:5	RMICBOOST[1:0]	00	Right Channel Microphone Gain Boost Same as LMICBOOST
	4	RMBE	0	Right Channel Mic Boost Enable Same as LMBE

Table 2 Input Software Control

The internal VREF input bias may cause unwanted loading of any potential divider connected to L/RINPUT1 for the purpose of dc measurement. In this case, the internal bias sources can be disabled by setting the appropriate bits of register R10 to zero.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R10 (0Ah) DC Measure Control	0	RINPUT1 dc BIAS ENABLE	1	0: Disable dc bias to RINPUT1 1: Enable dc bias to RINPUT1
	1	LINPUT1 dc BIAS ENABLE	1	0: Disable dc bias to LINPUT1 1: Enable dc bias to LINPUT1

Table 3 DC Measurement Bias Control

MICROPHONE PREAMPLIFIER BYPASS AND BIAS CONTROL

When the Left or Right microphone preamplifier is disabled the user has two options for driving the corresponding Left or Right PGA.

Default operation is to close a preamplifier bypass switch that connects the PGA input directly to the L/RINPUT1/2/3 multiplexer output.

If the application has only a single left or right line level signal source and hence does not require the multiplexer or microphone preamplifier, then better PGA gain accuracy and THD+N performance are obtained by disabling the multiplexer and bypass switch and driving the PGA directly via the L/RACIN pin. The multiplexer and switch are disabled by setting to zero the appropriate L/RBYPEN bit in register R9. The L/RINPUT1/2/3 pads remain biased to VREF. These bits should be set to 1 if the multiplexer is required (always required when the microphone preamplifier is enabled).

The user can also adjust the microphone preamplifier bias settings to optimise THD+N versus supply current consumption for their application. Default is full bias for best THD+N performance, but the user can reduce the bias to 75%, 50% or 25% of default by programming MBCTRL[1:0] in register R9.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R9 (09h) Microphone Preamplifiers Control	3	RBYPEN	1	Right channel bypass enable 0: Bypass switch is always open. RINPUT1/2/3 high-impedance biased to AVDD/2. RPGA input is RACIN pin. 1: Close bypass switch when right mic preamp is disabled.
	2	LBYPEN	1	Left channel bypass enable 0: Bypass switch is always open. LINPUT1/2/3 high-impedance biased to AVDD/2. LPGA input is LACIN pin. 1: Close bypass switch when left mic preamp is disabled.
	1:0	MBCTRL[1:0]	11	Bias control for left and right microphone preamplifiers 00: bias 25% 01: bias 50% 10: bias 75% 11: nominal (100%) bias

Table 4 Microphone Preamplifier Control

MONO-MIXING

The WM8737L can operate as a stereo or mono device, or the two channels can be mixed to mono in either the analogue domain (before the ADC) or in the digital domain (after the ADC). In all mono and mono-mix modes unused circuitry can be switched off to save power (see "Power Management" section). 3D stereo enhancement (See "3D Stereo Enhancement" section) is automatically disabled in all mono and mono-mix modes.

In analogue mono-mix mode, the signals are mixed in the Left ADC and the Right ADC automatically switches to dc measurement mode on pin RINPUT1. If dc measurement mode is not required then the Right ADC can be powered down by setting bit 2 (ADCR) in the power management register R6. Note that the high pass filter must be disabled if d.c. measurements are required.

In stereo and mono modes the Left/Right ADC data appear at the corresponding Left/Right Channel outputs. In digital mono-mix mode the mixed data appears on both the Left and Right Channel outputs. In analogue mono-mix mode the MONOUT bit controls whether the Right channel output presents the data from the Right ADC (dc measurement) or a copy of the Left Channel (mixed) output.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R5 (05h) ADC Control	8:7	MONOMIX[1:0]	00	00: Stereo 01: Analogue Mono-mix 10: Digital Mono-mix 11: Reserved
R5 (05h) ADC Control	1	MONOUT	0	Analogue mono-mix format control 0: Left ADC data appears on Left Channel output and Right ADC data appears on Right Channel Output. 1: Left ADC data appears on both Left and Right channel outputs.

Table 5 Mono Mixing Control

Note: In stereo mode (R5) 00, Bit 1 must always be set to 0.

MICROPHONE BIAS

The MICBIAS output provides a low noise reference voltage suitable for biasing electret type microphones and the associated external resistor biasing network. The output voltage is derived from VREF and is programmable in three steps from $0.75 \times AVDD$ to $1.2 \times AVDD$, as shown below. Supply voltage MVDD must be at least 170mV higher than the desired MICBIAS voltage to ensure correct MICBIAS operation.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R6 (06h) Power Management	1:0	MICBIAS[1:0]	00	Microphone Bias Control 00: MICBIAS OFF (powered down, high-impedance output) 01: $V_{MICBIAS} = 0.75 \times AVDD$ 10: $V_{MICBIAS} = 0.9 \times AVDD$ 11: $V_{MICBIAS} = 1.2 \times AVDD$

Table 6 MICBIAS Control

The internal MICBIAS circuitry is shown below. MVDD is a separate power supply pin used only for MICBIAS and the microphone preamplifiers. When $MICBIAS < AVDD$, then MVDD can be tied to AVDD. However, when $MICBIAS = 1.2 \times AVDD$, then MVDD must be large enough to generate this output voltage, i.e. it must be higher than AVDD.

Note: The maximum voltage for MVDD of 3.6V must be observed.




Figure 6 Microphone Bias Schematic

Note that the maximum source current capability for MICBIAS is 3mA. The external biasing resistors therefore must be large enough to limit the MICBIAS current to 3mA. Please refer to the "Applications Information" section for recommended external components.

PGA CONTROL

The Left and Right PGAs match the input signal levels to the ADC input ranges. The PGA gain is logarithmically adjustable from -97dB to +30dB in 0.5dB steps. Each PGA can be controlled either by the user or by the ALC function (see "Automatic Level Control" section). When ALC is enabled for one or both channels then writing to the corresponding PGA gain control register has no effect. The gain is independently adjustable on both Right and Left Line Inputs. By setting the LVU or RVU bits whilst programming the PGA gain, both channels can be simultaneously updated. The inputs can also be muted under software control. The PGA control register maps are shown in Table 7.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R0 (00h) Left Channel PGA	7:0	LINVOL[7:0]	C3h (0dB)	Left Channel Input Volume Control 00000000: MUTE 00000001: -97dB 00000010: -96.5dB ... 11000011: 0dB ... 11111111: +30dB
	8	LVU	0	Left PGA volume update 0: Store LINVOL in left intermediate latch but do not update left gain. 1: Update both PGA gains simultaneously (left gain = LINVOL, right gain = right intermediate latch).
R1 (01h) Right Channel PGA	7:0	RINVOL[7:0]	C3h (0dB)	Right Channel Input Volume Control. Same as LINVOL.
	8	RVU	0	Right PGA volume update 0: Store RINVOL in right intermediate latch but do not update right gain. 1: Update both PGA gains simultaneously (right gain = RINVOL, left gain = left intermediate latch).

Table 7 PGA Software Control

ZERO-CROSS DETECTION

To avoid zipper or click noises, it is preferable to change the microphone preamplifier and PGA gains only when the input signal is at zero. The WM8737L has built-in zero-cross detectors to achieve this. This function is enabled by setting the LMZC, LPZC, RMZC and RPZC bits. The zero-cross detection feature includes a programmable time-out, selected by writing to LZCTO[1:0] and RZCTO[1:0]. If no zero crossing occurs within the time-out period then the WM8737L changes the PGA or microphone preamplifier gains when the time-out elapses.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R2 (02h) Audio Path Left	3	LMZC	None (first gain change would overwrite!)	Left Mic preamp Zero-Cross Enable 0: Change gain immediately 1: Change gain on zero crossing only
	2	LPZC	1	Left PGA Zero-Cross Enable 0: Change gain immediately 1: Change gain on zero crossing only
	1:0	LZCTO[1:0]	11	Left Zero-Cross Time-Out 00: 256/fs 01: 512/fs 10: 1024/fs 11: 2048/fs (42.67ms at 48kHz) This timeout applies to both the PGA and mic preamp zero-cross watchdog timers.
R3 (03h) Audio Path Right	3	RMZC	None	Right Mic preamp Zero-Cross Enable Same as LMZC but for right channel
	2	RPZC	1	Right PGA Zero-Cross Enable Same as LMZC but for right channel
	1:0	RZCTO[1:0]	11	Right Zero-Cross Time-Out Same as LMZC but for right channel

Table 8 Zero-Cross Detection Control

ANALOGUE TO DIGITAL CONVERTER (ADC)

The WM8737L uses a multi-bit, oversampled sigma-delta ADC for each channel. The use of multi-bit feedback and high oversampling rates reduces the effects of jitter and high frequency noise. The ADC full-scale input level is proportional to AVDD. With a 3.3V supply voltage the full scale level is 1.0 Volt rms (+/-1.414 Volts peak). Any voltage greater than full-scale will overload the ADC and cause distortion.

ADC THD+N VERSUS POWER CONTROL

The ADCs can be operated in 'normal mode', which offers best THD+N performance at the cost of highest power dissipation, or in 'low power mode' which offers significant power savings at the cost of slightly reduced THD+N performance. The ADCs operating mode is controlled by the LP bit in register R5. USB mode is not compatible with low power mode, so the LP bit must be set to 0 if USB mode is selected.

See the 'Power Consumption' section for power requirements in both modes.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R5 (05h) ADC Control	2	LP	0	ADC power mode control 0: Both ADCs in normal mode (best THD+N) 1: Both ADCs in low power mode

Table 9 ADC Power Control

ADC DIGITAL FILTER

The ADC filters perform true 24 bit signal processing to convert the raw multi-bit oversampled data from the ADC to the correct sampling frequency to be output on the digital audio interface. The digital filter path is illustrated below.




Figure 7 ADC Digital Filter

The ADC digital filters contain a digital high pass filter, selectable via software control. The high-pass filter response is detailed in the “Digital Filter Characteristics” section. When the high-pass filter is enabled the dc offset is continuously calculated and subtracted from the input signal. By setting HPOR, the last calculated d.c. offset value is maintained but still subtracted from the input.

The output data format can be programmed by the user to accommodate stereo or monophonic recording on both inputs. The polarity of the output signal can also be changed under software control. The software control is shown below.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R5 (05h) ADC Control	0	ADCHPD	0	ADC High Pass Filter Enable (Digital) 1: Disable High Pass Filter 0: Enable High Pass Filter
	4	HPOR	0	Store dc offset 0: Present offset maintained 1: Continuously update offset
	6:5	POLARITY	00	00: Polarity not inverted 01: L polarity invert 10: R polarity invert 11: L and R polarity invert

Table 10 ADC Control

ADC MAXIMUM OUTPUT CODES

The ADC output codes are limited by the digital gain of the stage following the 3D enhancement filters. This limits the max full scale positive output to 7F7FFFh and full scale negative to 808000h. To get the maximum positive output code (7FFFFFFh) and negative code (800000h) from the ADC, the 3D enhancement filters should be bypassed. This can be done by first setting register R13 (0Dh) to 1_110x_xxxx (1C0h), where x_xxxx represents the required values for the ALC in the application, and then setting register R28 (1Ch) to 0_0000_0100 (004h).

Note that the above sequence uses test bits that are not documented and the use of these test bits, other than as described above, is not recommended and is not supported.

3D STEREO ENHANCEMENT

The WM8737L has a 3D stereo enhancement function for use in applications where the natural separation between stereo channels is low. The function is activated by the 3DEN bit, and artificially increases the separation between the left and right channels. The 3DDEPTH setting controls the degree of stereo expansion. Additionally, one of four filter characteristics can be selected for the 3D processing, using the 3DFILT control bits.

When 3D enhancement is enabled (and/or the tone control for playback) it may be necessary to attenuate the signal by 6dB to avoid limiting. This is a user selectable function, enabled by setting DIV2.

Note: The 3D enhancement function is not supported at sample frequencies of 88.2kHz, 88.235kHz, and 96kHz. When using these sample frequencies the 3D enhancement function should be bypassed by first setting register R13 (0Dh) to 1_110x_xxxx (1C0h), where x_xxxx represents the required values for the ALC in the application, and then setting register R28 (1Ch) to 0_0000_0100 (004h).

Note that the above sequence uses test bits that are not documented and the use of these test bits, other than as described above, is not recommended and is not supported.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R4 (04h) 3D Control	0	3DEN	0	3D function enable 0: disable 1: enable
	4:1	3DDEPTH[3:0]	0000	Stereo depth 0000: 0% (minimum 3D effect) 0001: 6.67% 1110: 93.3% 1111: 100% (maximum 3D effect)
	5	3DUC	0	Upper Cut-off frequency 0 = High (2.2kHz at 48kHz sampling) 1 = Low (1.5kHz at 48kHz sampling)
	6	3DLC	0	Lower Cut-off frequency 0 = Low (200Hz at 48kHz sampling) 1 = High (500Hz at 48kHz sampling)
	7	DIV2	0	ADC 6dB attenuate enable 0: disabled (0dB) 1: -6dB enabled

Table 11 Stereo Enhancement Control

AUTOMATIC LEVEL CONTROL (ALC)

The WM8737L has an automatic level control that aims to keep a constant recording volume irrespective of the input signal level. This is achieved by continuously adjusting the PGA gain so that the signal level at the ADC input remains constant. A digital peak detector monitors the ADC output and changes the PGA gain if necessary.




Figure 8 ALC Operation

The ALC function is enabled using the ALCSEL[1:0] control bits in register R12. When enabled, the recording volume can be programmed between -3dB and -18dB (relative to ADC full scale) using the ALCL[3:0] register bits in register R12.

R13 and R14 bits HLD[3:0], DCY[3:0] and ATK[3:0] control the hold, decay and attack times, respectively:

Hold time is the time delay between the peak level detected being below target and the PGA gain beginning to ramp up. It can be programmed in power-of-two (2^n) steps, e.g. 2.67ms, 5.33ms, 10.67ms etc. up to 43.7ms. Alternatively, the hold time can also be set to zero. The hold time only applies to gain ramp-up, there is no delay before ramping the gain down when the signal level is above target.

Decay time (Gain Ramp-Up) is the time that it takes for the PGA gain to ramp up across 90% of its range (e.g. from -15dB up to 25.5 dB). The time it takes for the recording level to return to its target value therefore depends on both the decay time and on the gain adjustment required. If the gain adjustment is small, it will be shorter than the decay time. The decay time can be programmed in power-of-two (2^n) steps, from 33.6ms, 67.2ms, 134.4ms etc. to 34.41s.

Attack time (Gain Ramp-Down) is the time that it takes for the PGA gain to ramp down across 90% of its range (e.g. from 25.5dB down to -15dB gain). The time it takes for the recording level to return to its target value therefore depends on both the attack time and on the gain adjustment required. If the gain adjustment is small, it will be shorter than the attack time. The attack time can be programmed in power-of-two (2^n) steps, from 8.4ms, 16.8ms, 33.6ms etc. to 8.6s.

When operating in stereo, the peak detector takes the maximum of left and right channel peak values, and any new gain setting is applied to both left and right PGAs, so that the stereo image is preserved. However, the ALC function can also be enabled on one channel only. In this case, only one PGA is controlled by the ALC mechanism, while the other channel runs independently with its PGA gain set through the control register.

When one ADC channel is unused or used for dc measurement, the peak detector disregards that channel. The ALC function can operate in digital mono mix mode (MONOMIX = 10), but not in analogue mono mix mode (MONOMIX = 01).

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R12 (0Ch) ALC Control 1	8:7	ALCSEL[1:0]	00	ALC function select 00 = ALC off (PGA gain set by register) 01 = Right channel only 10 = Left channel only 11 = Stereo (PGA registers unused)
	6:4	MAXGAIN	111	Set maximum gain for the PGA 111 : +30dB 110 : +24dB(-6dB steps) 001 : -6dB 000 : -12dB
	3:0	ALCL[3:0]	1100	ALC target level – sets signal level after PGA at ADC input in 1dB steps 0000: -18dB FS 0001: -17dB FS ... 1110: -4dB FS 1111: -3dB FS
R13 (0Dh) ALC Control 2	3:0	HLD[3:0]	0000	ALC hold time before gain is increased 0000: 0ms 0001: 2.67ms 0010: 5.33ms ... (time doubles with every step) 1111: 43.691s
	4	ALCZCE	0	Enable zero-cross function for the ALC gain updates 0: Zero-cross disabled 1: Zero-cross enabled
R14 (0Eh) ALC Control 3	3:0	ATK[3:0]	0010	ALC attack (gain ramp-down) time 0000: 8.4ms 0001: 16.8ms 0010: 33.6ms ... (time doubles with every step) 1010 or higher = 8.6s
	7:4	DCY[3:0]	0011	ALC decay (gain ramp-up) time 0000: 33.6ms 0001: 67.2ms 0010: 134.4ms ... (time doubles with every step) 1010 or higher = 34.41s

Table 12 ALC Control

PEAK LIMITER

To prevent clipping when a large signal occurs just after a period of quiet, the ALC circuit includes a limiter function. If the ADC input signal exceeds 87.5% of full scale (-1.16dBFS), the PGA gain is ramped down at the maximum attack rate (as when $\text{ATK} = 0000$), until the signal level falls below 87.5% of full scale. This function is automatically enabled whenever the ALC is enabled.

(Note: If $\text{ATK} = 0000$, then the limiter makes no difference to the operation of the ALC. It is designed to prevent clipping when long attack times are used.)

NOISE GATE

When the signal is very quiet and consists mainly of noise, the ALC function may cause “noise pumping”, i.e. loud hissing noise during silence periods. The WM8737L has a noise gate function that prevents noise pumping by comparing the signal level at the LINP1/2/3 and/or RINP1/2/3 pins against a noise gate threshold, NGTH. The noise gate cuts in when:

- Signal level at ADC [dB] < NGTH [dB] + PGA gain [dB] + Mic preamp gain [dB]

This is equivalent to:

- Signal level at input pin [dB] < NGTH [dB]

When the noise gate is triggered, the PGA gain is held constant (preventing it from ramping up as it would normally when the signal is quiet).

The table below summarises the noise gate control register. The NGTH control bits set the noise gate threshold with respect to the ADC full-scale range. The threshold is adjusted in 6dB steps. Levels at the extremes of the range may cause inappropriate operation, so care should be taken with set-up of the function. Note that the noise gate only works in conjunction with the ALC function, and always operates on the same channel(s) as the ALC (left, right, both, or none).

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R11 (0Bh) Noise Gate Control	0	NGAT	0	Noise gate function enable 1 = enable 0 = disable
	4:2	NGTH[2:0]	000	Noise gate threshold (with respect to ADC output level) 000: -78dBFS 001: -72dBfs ... 6 dB steps 110: -42dBFS 111: -30dBFS

Table 13 Noise Gate Control

DIGITAL AUDIO INTERFACE

The digital audio interface uses three pins:

- ADCDAT: ADC data output
- ADCLRC: ADC data alignment clock
- BCLK: Bit clock, for synchronisation

The digital audio interface takes the data from the internal ADC digital filters and places it on ADCDAT and ADCLRC. ADCDAT is the formatted digital audio data stream output from the ADC digital filters with left and right channels multiplexed together. ADCLRC is an alignment clock that indicates whether Left or Right channel data is present on the ADCDAT line. ADCDAT and ADCLRC are synchronous with the BCLK signal with each data bit transition signified by a BCLK high to low transition. ADCDAT is always an output. BCLK and ADCLRC may be inputs or outputs depending whether the device is in master or slave mode (see Master and Slave Mode Operation, below).

Four different audio data formats are supported:

- Left justified
- Right justified
- I²S
- DSP mode

All four of these modes are MSB first. They are described in Audio Data Formats, below. Refer to the Electrical Characteristic section for timing information.

MASTER AND SLAVE MODE OPERATION

The WM8737L can be configured as either a master or slave mode device. As a master device the WM8737L generates BCLK and ADCLRC and thus controls sequencing of the data transfer on ADCDAT. In slave mode, the WM8737L responds with data to clocks it receives over the digital audio interface. The mode can be selected by writing to the MS bit (see Table 14). Master and slave modes are illustrated below.




Figure 9a Master Mode




Figure 9b Slave Mode

AUDIO DATA FORMATS

In Left Justified mode, the MSB is available on the first rising edge of BCLK following an ADCLRC transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles before each ADCLRC transition.




Figure 10 Left Justified Audio Interface (assuming n-bit word length)

In Right Justified mode, the LSB is available on the last rising edge of BCLK before an ADCLRC transition. All other bits are transmitted before (MSB first). Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles after each ADCLRC transition.




Figure 11 Right Justified Audio Interface (assuming n-bit word length)

In I²S mode, the MSB is available on the second rising edge of BCLK following an ADCLRC transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of one sample and the MSB of the next.