imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





WM8750BL

Stereo CODEC for Portable Audio Applications

DESCRIPTION

The WM8750BL is a low power, high quality stereo CODEC designed for portable digital audio applications.

The device integrates complete interfaces to stereo or mono microphones and a stereo headphone. External component requirements are drastically reduced as no separate microphone or headphone amplifiers are required. Advanced on-chip digital signal processing performs graphic equaliser, 3-D sound enhancement and automatic level control for the microphone or line input.

The WM8750BL can operate as a master or a slave, with various master clock frequencies including 12 or 24MHz for USB devices, or standard 256fs rates like 12.288MHz and 24.576MHz. Different audio sample rates such as 96kHz, 48kHz, 44.1kHz are generated directly from the master clock without the need for an external PLL.

The WM8750BL operates at supply voltages down to 1.8V, although the digital core can operate at voltages down to 1.42V to save power, and the maximum for all supplies is 3.6 Volts. Different sections of the chip can also be powered down under software control.


The WM8750BL is supplied in a very small and thin 5x5mm QFN package, ideal for use in hand-held and portable systems.

FEATURES

- DAC SNR 97dB ('A' weighted), THD -85dB at 48kHz, 3.3V
- ADC SNR 88dB ('A' weighted), THD -80dB at 48kHz, 3.3V
- Complete Stereo / Mono Microphone Interface
 Programmable ALC / Noise Gate
- On-chip 400mW BTL Speaker Driver (mono)
- On-chip Headphone Driver
 - >40mW output power on $16\Omega / 3.3V$
 - THD -73dB at 5mW, SNR 98dB with 16Ω load
 - No DC blocking capacitors required (capless mode)
- Separately mixed mono output
- Digital Graphic Equaliser
- Low Power
 - 6 mW stereo playback (1.8V / 1.5V supplies)
 - 13 mW record & playback (1.8V / 1.5V supplies)
 - Low Supply Voltages
 - Analogue 1.8V to 3.6V
 - Digital core: 1.42V to 3.6V
 - Digital I/O: 1.8V to 3.6V
- 256fs / 384fs or USB master clock rates: 12MHz, 24MHz
- Audio sample rates: 8, 11.025, 16, 22.05, 24, 32, 44.1, 48, 88.2, 96kHz generated internally from master clock
- 5x5x0.9mm QFN package

APPLICATIONS

- Portable Media Player
- Mobile phone handsets
- Mobile gaming




BLOCK DIAGRAM

WOLFSON MICROELECTRONICS plc

TABLE OF CONTENTS

PIN DESCRIPTION4ABSOLUTE MAXIMUM RATINGS5RECOMMENDED OPERATION CONDITIONS5ELECTRICAL CHARACTERISTICS6TYPICAL PERFORMANCE8POWER CONSUMPTION8OUTPUT DRIVERS9OUTPUT PGA'S LINEARITY10SIGNAL TIMING REQUIREMENTS11AUDIO INTERFACE TIMING - MASTER MODE11AUDIO INTERFACE TIMING - SLAVE MODE12INTERNAL POWER ON RESET CIRCUIT15DEVICE DESCRIPTION16INTRODUCTION16INTRODUCTION16INTRODUCTION32ENABLING THE OUTPUTS32ENABLING THE OUTPUTS34HEADPHONE SWITCH35HEADPHONE SWITCH36HEADPHONE SWITCH36HEADPHONE OUTPUT36DIGITAL AUDIO INTERFACE37AUDIO INTERF	DESCRIPTION	1
BLOCK DIAGRAM 1 TABLE OF CONTENTS 2 PIN CONFIGURATION 3 ORDERING INFORMATION 3 PIN DESCRIPTION 4 ABSOLUTE MAXIMUM RATINGS 5 RECOMMENDED OPERATION CONDITIONS 5 ELECTRICAL CHARACTERISTICS 6 POWER CONSUMPTION 8 OUTPUT DRIVERS 9 OUTPUT DRAS LINEARITY 10 SIGNAL TIMING REQUIREMENTS 11 AUDIO INTERFACE TIMING - MASTER MODE 11 AUDIO INTERFACE TIMING - SLAVE MODE 12 INTERNAL POWER ON RESET CIRCUIT 15 DEVICE DESCRIPTION 16 INTRODUCTION 16 INTRODUCTION 16 INTRODUCTION 16 OUTPUT SIGNAL PATH 16 AUDIO MATERFACE TIMING - MASTER MODE 12 AUDIO INTERFACE TIMING - MASTER MODE 11 AUDIO INTERFACE TIMING - MASTER MODE 11 AUDIO INTERFACE TIMING - SLAVE MODE 12 OUTPUT SIGNAL PATH 16 AUDIO INTERFACE TIMING - SLAVE MODE 12 SIGNAL PATH 16	FEATURES	1
BLOCK DIAGRAM 1 TABLE OF CONTENTS 2 PIN CONFIGURATION 3 ORDERING INFORMATION 3 PIN DESCRIPTION 4 ABSOLUTE MAXIMUM RATINGS 5 RECOMMENDED OPERATION CONDITIONS 5 ELECTRICAL CHARACTERISTICS 6 POWER CONSUMPTION 8 OUTPUT DRIVERS 9 OUTPUT DRAS LINEARITY 10 SIGNAL TIMING REQUIREMENTS 11 AUDIO INTERFACE TIMING - MASTER MODE 11 AUDIO INTERFACE TIMING - SLAVE MODE 12 INTERNAL POWER ON RESET CIRCUIT 15 DEVICE DESCRIPTION 16 INTRODUCTION 16 INTRODUCTION 16 INTRODUCTION 16 OUTPUT SIGNAL PATH 16 AUDIO MATERFACE TIMING - MASTER MODE 12 AUDIO INTERFACE TIMING - MASTER MODE 11 AUDIO INTERFACE TIMING - MASTER MODE 11 AUDIO INTERFACE TIMING - SLAVE MODE 12 OUTPUT SIGNAL PATH 16 AUDIO INTERFACE TIMING - SLAVE MODE 12 SIGNAL PATH 16	APPLICATIONS	1
TABLE OF CONTENTS 2 PIN CONFIGURATION 3 ORDERING INFORMATION 3 PIN DESCRIPTION 4 ABSOLUTE MAXIMUM RATINGS 5 RECOMMENDED OPERATION CONDITIONS 5 ELECTRICAL CHARACTERISTICS 6 TYPICAL PERFORMANCE 8 POWER CONSUMPTION 8 OUTPUT DRIVERS 9 OUTPUT DRIVERS 9 OUTPUT PGA'S LINEARITY 10 SIGNAL TIMING REQUIREMENTS 11 SYSTEM CLOCK TIMING - MASTER MODE 11 AUDIO INTERFACE TIMING - MASTER MODE 12 INTERNAL POWER ON RESET CIRCUIT 15 DEVICE DESCRIPTION 16 INTRODUCTION 16 INTRODUCTION 16 INTRODUCTION 16 INPUT SIGNAL PATH 27 ANALOGUE OUTPUTS 34 HEADPHONE SWITCH 34 HEADPHONE SWITCH 34 HEADPHONE OUTPUTS 34 HEADPHONE OUTPUTS 34 HEADPHONE OUTPUTS 34 HEADPHONE OUTPUTS 36	BLOCK DIAGRAM	1
PIN CONFIGURATION 3 ORDERING INFORMATION 3 PIN DESCRIPTION 4 ABSOLUTE MAXIMUM RATINGS. 5 RECOMMENDED OPERATION CONDITIONS 5 ELECTRICAL CHARACTERISTICS 6 TYPICAL PERFORMANCE 8 POWER CONSUMPTION 8 OUTPUT DRIVERS 9 OUTPUT PGA'S LINEARITY 10 SIGNAL TIMING REQUIREMENTS 11 AUDIO INTERFACE TIMING – MASTER MODE 11 AUDIO INTERFACE TIMING – MASTER MODE 12 INTERNAL POWER ON RESET CIRCUIT 15 DEVICE DESCRIPTION 16 INTRODUCTION 16 INTRODUCTION 16 INTRODUCTION 16 AUDIO INTERFACE TIMING – SLAVE MODE 12 INTERNAL POWER ON RESET CIRCUIT 15 DEVICE DESCRIPTION 16 INTRODUCTION 16		
ORDERING INFORMATION 3 PIN DESCRIPTION 4 ABSOLUTE MAXIMUM RATINGS 5 RECOMMENDED OPERATION CONDITIONS 5 ELECTRICAL CHARACTERISTICS 6 TYPICAL PERFORMANCE 8 POWER CONSUMPTION 8 OUTPUT DRIVERS 9 OUTPUT DRAS LINEARITY 10 SIGNAL TIMING REQUIREMENTS 11 SYSTEM CLOCK TIMING - MASTER MODE 11 AUDIO INTERFACE TIMING - MASTER MODE 12 INTERNAL POWER ON RESET CIRCUIT 15 DEVICE DESCRIPTION 16 INTRODUCTION. 16 INTRODUCTION. 16 INTRODUCTION. 16 INPUT SIGNAL PATH. 16 AUTOMATIC LEVEL CONTROL (ALC). 23 OUTPUT SIGNAL PATH. 22 ENABLING THE OUTPUTS. 32 ENABLING THE OUTPUTS. 32 ENABLING THE OUTPUTS. 34 HEADPHONE SWITCH 34 HEADPHONE SWITCH 34 HERMAL SHUTDOWN 35 HEADPHONE SUTFFACE 36 DIGITAL AUDIO INTERFACE <td></td> <td></td>		
PIN DESCRIPTION 4 ABSOLUTE MAXIMUM RATINGS 5 RECOMMENDED OPERATION CONDITIONS 5 ELECTRICAL CHARACTERISTICS 6 TYPICAL PERFORMANCE 8 POWER CONSUMPTION 8 OUTPUT DRVERS 9 OUTPUT DRVERS 9 OUTPUT PGA'S LINEARITY 10 SIGNAL TIMING REQUIREMENTS 11 AUDIO INTERFACE TIMING - MASTER MODE 11 AUDIO INTERFACE TIMING - MASTER MODE 12 INTERNAL POWER ON RESET CIRCUIT 15 DEVICE DESCRIPTION 16 INTRODUCTION 16 INPUT SIGNAL PATH 16 AUTOMATIC LEVEL CONTROL (ALC) 23 OUTPUTS 32 ENABLING THE OUTPUTS 32 ENABLING THE OUTPUTS 32 HEADPHONE SWITCH 34 THERMAL SHUTDOWN 35 HEADPHONE SWITCH 36 HEADPHONE SWITCH 36 <td></td> <td></td>		
ABSOLUTE MAXIMUM RATINGS. 5 RECOMMENDED OPERATION CONDITIONS 5 ELECTRICAL CHARACTERISTICS. 6 TYPICAL PERFORMANCE. 8 OUTPUT DRIVERS. 9 OUTPUT DRIVERS. 9 OUTPUT PGA'S LINEARITY. 10 SIGNAL TIMING REQUIREMENTS. 11 SYSTEM CLOCK TIMING - MASTER MODE 11 AUDIO INTERFACE TIMING - SLAVE MODE 12 INTERNAL POWER ON RESET CIRCUIT 15 DEVICE DESCRIPTION 16 INTRODUCTION 16 INTRODUCTION 16 INPUT SIGNAL PATH. 16 AUTOMATIC LEVEL CONTROL (ALC). 23 OUTPUT SIGNAL PATH. 16 AUTOMATIC LEVEL CONTROL (ALC). 23 OUTPUT SIGNAL PATH. 16 AUTOMATIC LEVEL CONTROL (ALC). 23 OUTPUT SIGNAL PATH. 16 AUTOMATIC LEVEL CONTROL (ALC). 23 OUTPUT SIGNAL PATH. 16 AUDIO INTERFACE 34 HEADPHONE SWITCH. 34 HEADPHONE SWITCH. 34 HEADPHONE SWITCH. 34		
RECOMMENDED OPERATION CONDITIONS 5 ELECTRICAL CHARACTERISTICS 6 TYPICAL PERFORMANCE 8 POWER CONSUMPTION 8 OUTPUT DRIVERS 9 OUTPUT DRIVERS 9 OUTPUT DRAYS INEARITY 10 SIGNAL TIMING REQUIREMENTS 11 AUDIO INTERFACE TIMING – MASTER MODE 11 AUDIO INTERFACE TIMING – SLAVE MODE 12 INTERNAL POWER ON RESET CIRCUIT 15 DEVICE DESCRIPTION 16 INTRODUCTION 16 INPUT SIGNAL PATH. 16 AUTOMATIC LEVEL CONTROL (ALC). 23 OUTPUT SIGNAL PATH. 23 OUTPUT SIGNAL PATH. 34 HEADPHONE SWITCH 34 HEADPHONE SWITCH 34 HEADPHONE SWITCH 34 HEADPHONE SUPPLIES 46 POWER MANAGEMENT 50		4
ELECTRICAL CHARACTERISTICS 6 TYPICAL PERFORMANCE 8 POWER CONSUMPTION 8 OUTPUT DRIVERS 9 SIGNAL TIMING REQUIREMENTS 10 SIGNAL TIMING REQUIREMENTS 11 AUDIO INTERFACE TIMING – MASTER MODE 11 AUDIO INTERFACE TIMING – SLAVE MODE 12 INTERNAL POWER ON RESET CIRCUIT 15 DEVICE DESCRIPTION 16 INTRODUCTION 16 INTRODUCTION 16 INPUT SIGNAL PATH 16 AUTOMATIC LEVEL CONTROL (ALC) 23 OUTPUT SIGNAL PATH 16 AUDIOMATIC LEVEL CONTROL (ALC) 23 OUTPUT SIGNAL PATH 16 AUDOMATIC LEVEL CONTROL (ALC) 23 OUTPUT SIGNAL PATH 16 AUDIOMAL SHUTDOWN 32 HEADPHONE SWITCH 34 HEADPHONE OUTPUT 36 DIGITAL AUDIO INTERFACE 43 CONTROL INTERFACE 45 POWER MANAGEMENT 46 REGISTER MAP 49 DIGITAL FILTER CHARACTERISTICS 50 DAC FILTER		
TYPICAL PERFORMANCE8POWER CONSUMPTION8OUTPUT DRIVERS9OUTPUT PGA'S LINEARITY10SIGNAL TIMING REQUIREMENTS11AUDIO INTERFACE TIMING - MASTER MODE11AUDIO INTERFACE TIMING - SLAVE MODE12INTERNAL POWER ON RESET CIRCUIT15DEVICE DESCRIPTION16INTRODUCTION16INTRODUCTION16INPUT SIGNAL PATH.27ANALOGUE OUTPUTS32ENABLING THE OUTPUTS32ENABLING THE OUTPUTS34HEADPHONE SWITCH35HEADPHONE SWITCH36HEADPHONE SWITCH36HEADPHONE SWITCH36HEADPHONE SWITCH36HEADPHONE SWITCH36HEADPHONE OUTPUTS34HEADPHONE SWITCH36HEADPHONE SWITCH36HEADPHONE SWITCH36HEADPHONE SWITCH36HEADPHONE SWITCH36HEADPHONE OUTPUT36HEADPHONE SWITCH36HEADPHONE SWITCH36DIGITAL FILTER CHARAC		-
POWER CONSUMPTION8OUTPUT DRIVERS9OUTPUT DRA'S LINEARITY10SIGNAL TIMING REQUIREMENTS11SYSTEM CLOCK TIMING11AUDIO INTERFACE TIMING - MASTER MODE11AUDIO INTERFACE TIMING - SLAVE MODE12INTERNAL POWER ON RESET CIRCUIT15DEVICE DESCRIPTION16INPUT SIGNAL PATH.16INPUT SIGNAL PATH.16AUTOMATIC LEVEL CONTROL (ALC).23OUTPUT SIGNAL PATH.27ANALOGUE OUTPUTS.32ENABLING THE OUTPUTS.32ENABLING THE OUTPUTS.34THERMAL SHUTDOWN.35HEADPHONE SWITCH36JOITOL INTERFACE CONTROL41CLOCKING AND SAMPLE RATES.43CONTROL INTERFACE37AUDIO INTERFACE37AUDIO INTERFACE45POWER SUPPLIES.46POWER SUPPLIES.46POWER MANAGEMENT46REGISTER MAP.49DIGITAL FILTER CHARACTERISTICS.50TERMINOLOGY.50DAC FILTER RESPONSES51ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HIGHPASS FILTER RESPONSES53HICROPHONE INFORMATION56MICROPHONE INFUT CONFIGURATION56MININGING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57IMPORTANT NOTICE59ADDRESS59IMPORTANT NOTICE59		
OUTPUT DRIVERS9OUTPUT PGA'S LINEARITY10SIGNAL TIMING REQUIREMENTS11AUDIO INTERFACE TIMING - MASTER MODE11AUDIO INTERFACE TIMING - SLAVE MODE12INTERNAL POWER ON RESET CIRCUIT15DEVICE DESCRIPTION16INTRODUCTION16INPUT SIGNAL PATH16AUTOMATIC LEVEL CONTROL (ALC)23OUTPUT SIGNAL PATH27ANALOGUE OUTPUTS32ENABLING THE OUTPUTS34HEADPHONE SWITCH34HEADPHONE SWITCH36DIGITAL AUDIO INTERFACE37AUDIO INTERFACE43CONTROL INTERFACE43CONTROL INTERFACE46POWER SUPPLIES46POWER SUPPLIES50TERMINOLOGY50DAC FILTER RESPONSES51AC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HICHPASS FILTER RESPONSES53HICHPASS FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HICHPASS FILTER RESPONSES55LINE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MININSING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57IMPORTANT NOTICE59ADDRESS59IMPORTANT NOTICE59		
OUTPUT PGA'S LINEARITY10SIGNAL TIMING REQUIREMENTS11SYSTEM CLOCK TIMING - MASTER MODE11AUDIO INTERFACE TIMING - SLAVE MODE11AUDIO INTERFACE TIMING - SLAVE MODE12INTERNAL POWER ON RESET CIRCUIT15DEVICE DESCRIPTION16INTRODUCTION32OUTPUTS34HEADPHONE OUTPUTS34HEADPHONE OUTPUT36DIGITAL AUDIO INTERFACE37AUDIO INTERFACE CONTROL41CLOCKING AND SAMPLE RATES43CONTROL INTERFACE45POWER SUPPLIES46POWER MANAGEMENT46POWER MANAGEMENT49DIGITAL FILTER CHARACTERISTICS50TERMINOLOGY50DAC FILTER RESPONSES51ADDELTER RESPONSES52DE-EMPHASIS FILTER54HPHASIS FILTER RESP		
SIGNAL TIMING REQUIREMENTS11SYSTEM CLOCK TIMING11AUDIO INTERFACE TIMING - MASTER MODE11AUDIO INTERFACE TIMING - SLAVE MODE12INTERNAL POWER ON RESET CIRCUIT15DEVICE DESCRIPTION16INTRODUCTION16INTRODUCTION16AUTOMATIC LEVEL CONTROL (ALC)23OUTPUT SIGNAL PATH27ANALOGUE OUTPUTS32ENABLING THE OUTPUTS32ENABLING THE OUTPUTS34HEADPHONE SWITCH34HEADPHONE OUTPUT36DIGITAL AUDIO INTERFACE37AUDIO INTERFACE CONTROL41CONTROL INTERFACE45POWER SUPPLIES46REGISTER MAP49DIGITAL FILTER CHARACTERISTICS50TERMINOLOGY50TERMINOLOGY50DAC FILTER RESPONSES51ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES55LINE INPUT CONFIGURATION56MINIMI		
SYSTEM CLOCK TIMING11AUDIO INTERFACE TIMING - MASTER MODE11AUDIO INTERFACE TIMING - SLAVE MODE12INTERNAL POWER ON RESET CIRCUIT15DEVICE DESCRIPTION16INTRODUCTION16INPUT SIGNAL PATH16AUTOMATIC LEVEL CONTROL (ALC)23OUTPUT SIGNAL PATH27ANALOGUE OUTPUTS32ENABLING THE OUTPUTS32ENABLING THE OUTPUTS34HEADPHONE SWITCH36DIGITAL AUDIO INTERFACE37AUDIO INTERFACE CONTROL41CONTROL INTERFACE45POWER SUPPLIES46REGISTER MAP49DIGITAL FILTER CHARACTERISTICS50TERMINOLOGY50DAC FILTER RESPONSES51ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES52DAC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES55LINE INPUT CONFIGURATION56MICATIONS INFORMATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57IMPORTANT NOTICE59ADDRESS59		
AUDIO INTERFACE TIMING - MASTER MODE 11 AUDIO INTERFACE TIMING - SLAVE MODE 12 INTERNAL POWER ON RESET CIRCUIT 15 DEVICE DESCRIPTION 16 INTRODUCTION 16 INTRODUCTION 16 AUTOMATIC LEVEL CONTROL (ALC) 23 OUTPUT SIGNAL PATH 27 ANALOGUE OUTPUTS 32 ENABLING THE OUTPUTS 32 ENABLING THE OUTPUTS 32 ENABLING THE OUTPUTS 34 HEADPHONE SWITCH 34 THERMAL SHUTDOWN 35 HEADPHONE OUTPUT 36 DIGITAL AUDIO INTERFACE 37 AUDIO INTERFACE CONTROL 41 CLOCKING AND SAMPLE RATES 43 CONTROL INTERFACE 45 POWER MANAGEMENT 46 REGISTER MAP 49 DIGITAL FILTER CHARACTERISTICS 50 DAC FILTER RESPONSES 52 DAC FILTER RESPONSES 52 DE-EMPHASIS FILTER 54 APPLICATIONS INFORMATION 55 RECOMMENDED EXTERNAL COMPONENTS 55 LINE INPUT		
AUDIO INTERFACE TIMING - SLAVE MODE 12 INTERNAL POWER ON RESET CIRCUIT 15 DEVICE DESCRIPTION 16 INTRODUCTION 16 INTRODUCTION 16 AUTOMATIC LEVEL CONTROL (ALC) 23 OUTPUT SIGNAL PATH. 27 ANALOGUE OUTPUTS 32 ENABLING THE OUTPUTS 32 ENABLING THE OUTPUTS 32 ENABLING THE OUTPUTS 32 ENABLING THE OUTPUTS 34 HEADPHONE SWITCH 34 HEADPHONE OUTPUT 36 DIGITAL AUDIO INTERFACE 37 AUDIO INTERFACE CONTROL 41 CLOCKING AND SAMPLE RATES 43 CONTROL INTERFACE 45 POWER SUPPLIES 46 POWER MANAGEMENT 46 REGISTER MAP. 49 DIGITAL FILTER CHARACTERISTICS 50 TERMINOLOGY 50 DAC FILTER RESPONSES 52 DE-EMPHASIS FILTER 54 APPLICATIONS INFORMATION 55 RECOMMENDED EXTERNAL COMPONENTS 55 LINE INPUT CONFIGURATION		
INTERNAL POWER ON RESET CIRCUIT 15 DEVICE DESCRIPTION 16 INTRODUCTION 16 INPUT SIGNAL PATH. 16 AUTOMATIC LEVEL CONTROL (ALC). 23 OUTPUT SIGNAL PATH. 27 ANALOGUE OUTPUTS. 32 ENABLING THE OUTPUTS. 34 HEADPHONE SWITCH. 34 HEADPHONE SWITCH. 35 HEADPHONE OUTPUTS. 36 DIGITAL AUDIO INTERFACE 37 AUDIO INTERFACE CONTROL 41 CLOCKING AND SAMPLE RATES 43 CONTROL INTERFACE 45 POWER SUPPLIES 46 POWER MANAGEMENT 46 REGISTER MAP 49 DIGITAL FILTER CHARACTERISTICS 50 TERMINOLOGY 50 DAC FILTER RESPONSES 52 DE-EMPHASIS FILTER 53 HIGHPASS FILTER 54 APPLICATIONS INFORMATION 55 RECOMMENDED EXTERNAL COMPONENTS 55 LINE INPUT CONFIGURATION 56 MINIMISING POP NOISE		
DEVICE DESCRIPTION16INTRODUCTION16INTRODUCTION16INTRODUCTION16INTRODUCTION16AUTOMATIC LEVEL CONTROL (ALC)23OUTPUT SIGNAL PATH27ANALOGUE OUTPUTS32ENABLING THE OUTPUTS34HEADPHONE SWITCH34THERMAL SHUTDOWN35HEADPHONE OUTPUT36DIGITAL AUDIO INTERFACE37AUDIO INTERFACE CONTROL41CONTROL INTERFACE45POWER SUPPLIES46POWER SUPPLIES46POWER SUPPLIES46POWER MANAGEMENT46REGISTER MAP49DIGITAL FILTER CHARACTERISTICS50TERMINOLOGY50DAC FILTER RESPONSES51ADC FILTER RESPONSES52ADC FILTER RESPONSES53HIGHPASS FILTER54APPLICATIONS INFORMATION56MICROPHONE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57IMPORTANT NOTICE59ADDRESS59		
INTRODUCTION16INPUT SIGNAL PATH16AUTOMATIC LEVEL CONTROL (ALC)23OUTPUT SIGNAL PATH.27ANALOGUE OUTPUTS32ENABLING THE OUTPUTS34HEADPHONE SWITCH34THERMAL SHUTDOWN35HEADPHONE OUTPUT36DIGITAL AUDIO INTERFACE37AUDIO INTERFACE CONTROL41CLOCKING AND SAMPLE RATES43CONTROL INTERFACE45POWER SUPPLIES46POWER MANAGEMENT46REGISTER MAP49DIGITAL FILTER CHARACTERISTICS50TERMINOLOGY50DAC FILTER RESPONSES51ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HIGHPASS FILTER54APPLICATIONS INFORMATION55LINE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57IMPORTANT NOTICE59ADDRESS59		-
INPUT SIGNAL PATH.16AUTOMATIC LEVEL CONTROL (ALC).23OUTPUT SIGNAL PATH.27ANALOGUE OUTPUTS.32ENABLING THE OUTPUTS.34HEADPHONE SWITCH.34THERMAL SHUTDOWN.35HEADPHONE OUTPUT.36DIGITAL AUDIO INTERFACE37AUDIO INTERFACE CONTROL.41CLOCKING AND SAMPLE RATES43CONTROL INTERFACE45POWER SUPPLIES.46POWER MANAGEMENT.46REGISTER MAP.49DIGITAL FILTER CHARACTERISTICS.50TERMINOLOGY.50DAC FILTER RESPONSES51ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HIGHPASS FILTER54APPLICATIONS INFORMATION55RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56MDRESS57IMPORTANT NOTICE55ADDRESS59		
AUTOMATIC LEVEL CONTROL (ALC)23OUTPUT SIGNAL PATH.27ANALOGUE OUTPUTS.32ENABLING THE OUTPUTS.34HEADPHONE SWITCH34THERMAL SHUTDOWN35HEADPHONE OUTPUT36DIGITAL AUDIO INTERFACE37AUDIO INTERFACE CONTROL41CLOCKING AND SAMPLE RATES43CONTROL INTERFACE45POWER SUPPLIES46POWER MANAGEMENT46REGISTER MAP49DIGITAL FILTER CHARACTERISTICS50DAC FILTER RESPONSES51ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HIGHPASS FILTER54APPLICATIONS INFORMATION55INE COMPONED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57IMPORTANT NOTICE59ADDRESS59		
OUTPUT SIGNAL PATH.27ANALOGUE OUTPUTS.32ENABLING THE OUTPUTS.34HEADPHONE SWITCH.34HEADPHONE OUTPUT.36DIGITAL AUDIO INTERFACE37AUDIO INTERFACE CONTROL41CLOCKING AND SAMPLE RATES.43CONTROL INTERFACE45POWER SUPPLIES.46POWER SUPPLIES.46POWER MANAGEMENT.46 REGISTER MAP. 49DIGITAL FILTER CHARACTERISTICS.50TERMINOLOGY50DAC FILTER RESPONSES51ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HIGHPASS FILTER55RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57IMPORTANT NOTICE59ADDRESS59		
ANALOGUE OUTPUTS32ENABLING THE OUTPUTS34HEADPHONE SWITCH34THERMAL SHUTDOWN35HEADPHONE OUTPUT36DIGITAL AUDIO INTERFACE37AUDIO INTERFACE CONTROL41CLOCKING AND SAMPLE RATES43CONTROL INTERFACE45POWER SUPPLIES46POWER SUPPLIES46POWER MANAGEMENT46REGISTER MAP49DIGITAL FILTER CHARACTERISTICS50TERMINOLOGY50DAC FILTER RESPONSES51ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HIGHPASS FILTER RESPONSES55RECOMMENDED EXTERNAL COMPONENTS55RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56MORRADE EXAMPLES57IMPORTANT NOTICE59ADDRESS59		
ENABLING THE OUTPUTS.34HEADPHONE SWITCH.34THERMAL SHUTDOWN.35HEADPHONE OUTPUT.36DIGITAL AUDIO INTERFACE.37AUDIO INTERFACE CONTROL.41CLOCKING AND SAMPLE RATES.43CONTROL INTERFACE.45POWER SUPPLIES.46POWER MANAGEMENT.46REGISTER MAP.49DIGITAL FILTER CHARACTERISTICS.50TERMINOLOGY.50DAC FILTER RESPONSES.51ADC FILTER RESPONSES.52DE-EMPHASIS FILTER RESPONSES.53HIGHPASS FILTER54APPLICATIONS INFORMATION.55RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION.56MICROPHONE INPUT CONFIGURATION.56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS.56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS.56MIDRESS57IMPORTANT NOTICE.59A		
HEADPHONE SWITCH34THERMAL SHUTDOWN35HEADPHONE OUTPUT36DIGITAL AUDIO INTERFACE37AUDIO INTERFACE CONTROL41CLOCKING AND SAMPLE RATES43CONTROL INTERFACE45POWER SUPPLIES46POWER MANAGEMENT46 REGISTER MAP 49 DIGITAL FILTER CHARACTERISTICS 50TERMINOLOGY50DAC FILTER RESPONSES51ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HIGHPASS FILTER54 APPLICATIONS INFORMATION 55RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57 IMPORTANT NOTICE 59ADDRESS59		
THERMAL SHUTDOWN35HEADPHONE OUTPUT.36DIGITAL AUDIO INTERFACE37AUDIO INTERFACE CONTROL41CLOCKING AND SAMPLE RATES43CONTROL INTERFACE45POWER SUPPLIES46POWER MANAGEMENT46 REGISTER MAP .49 DIGITAL FILTER CHARACTERISTICS .50TERMINOLOGY50DAC FILTER RESPONSES51ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HIGHPASS FILTER54 APPLICATIONS INFORMATION 55RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57 IMPORTANT NOTICE 59ADDRESS59		
HEADPHONE OUTPUT.36DIGITAL AUDIO INTERFACE37AUDIO INTERFACE CONTROL41CLOCKING AND SAMPLE RATES43CONTROL INTERFACE45POWER SUPPLIES46POWER MANAGEMENT49DIGITAL FILTER CHARACTERISTICS50TERMINOLOGY50DAC FILTER RESPONSES51ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HIGHPASS FILTER54APPLICATIONS INFORMATION55RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57IMPORTANT NOTICE59ADDRESS59		
DIGITAL AUDIO INTERFACE37AUDIO INTERFACE CONTROL41CLOCKING AND SAMPLE RATES43CONTROL INTERFACE45POWER SUPPLIES46POWER MANAGEMENT46 REGISTER MAP 49 DIGITAL FILTER CHARACTERISTICS 50TERMINOLOGY50DAC FILTER RESPONSES51ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HIGHPASS FILTER54 APPLICATIONS INFORMATION 55RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57 IMPORTANT NOTICE59 ADDRESS59		
AUDIO INTERFACE CONTROL41CLOCKING AND SAMPLE RATES43CONTROL INTERFACE45POWER SUPPLIES46POWER MANAGEMENT46 REGISTER MAP 49 DIGITAL FILTER CHARACTERISTICS 50TERMINOLOGY50DAC FILTER RESPONSES51ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HIGHPASS FILTER RESPONSES53HIGHPASS FILTER54 APPLICATIONS INFORMATION 55RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57 IMPORTANT NOTICE 59ADDRESS59		. 30
CLOCKING AND SAMPLE RATES43CONTROL INTERFACE45POWER SUPPLIES46POWER MANAGEMENT46REGISTER MAP49DIGITAL FILTER CHARACTERISTICS50TERMINOLOGY50DAC FILTER RESPONSES51ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HIGHPASS FILTER54APPLICATIONS INFORMATION55RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57IMPORTANT NOTICE59ADDRESS59		
CONTROL INTERFACE45POWER SUPPLIES46POWER MANAGEMENT46REGISTER MAP49DIGITAL FILTER CHARACTERISTICS50TERMINOLOGY50DAC FILTER RESPONSES51ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HIGHPASS FILTER54APPLICATIONS INFORMATION55RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57IMPORTANT NOTICE59ADDRESS59		.41 12
POWER SUPPLIES46POWER MANAGEMENT46 REGISTER MAP 49 DIGITAL FILTER CHARACTERISTICS 50TERMINOLOGY50DAC FILTER RESPONSES51ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HIGHPASS FILTER54 APPLICATIONS INFORMATION 55RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57 IMPORTANT NOTICE 59ADDRESS59		
POWER MANAGEMENT46REGISTER MAP.49DIGITAL FILTER CHARACTERISTICS50TERMINOLOGY50DAC FILTER RESPONSES51ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HIGHPASS FILTER54APPLICATIONS INFORMATION55RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57IMPORTANT NOTICE59ADDRESS59		
REGISTER MAP49DIGITAL FILTER CHARACTERISTICS50TERMINOLOGY50DAC FILTER RESPONSES51ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HIGHPASS FILTER54APPLICATIONS INFORMATION55RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57IMPORTANT NOTICE59ADDRESS59		
DIGITAL FILTER CHARACTERISTICS50TERMINOLOGY50DAC FILTER RESPONSES51ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HIGHPASS FILTER54APPLICATIONS INFORMATION55RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57IMPORTANT NOTICE59ADDRESS59		-
TERMINOLOGY50DAC FILTER RESPONSES51ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HIGHPASS FILTER54 APPLICATIONS INFORMATION55 RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57 IMPORTANT NOTICE59 ADDRESS59		
DAC FILTER RESPONSES51ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HIGHPASS FILTER54 APPLICATIONS INFORMATION55 RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57 IMPORTANT NOTICE59 ADDRESS59		
ADC FILTER RESPONSES52DE-EMPHASIS FILTER RESPONSES53HIGHPASS FILTER54 APPLICATIONS INFORMATION55 RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57 IMPORTANT NOTICE59 ADDRESS59		
DE-EMPHASIS FILTER RESPONSES53HIGHPASS FILTER54 APPLICATIONS INFORMATION55 RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57IMPORTANT NOTICE59ADDRESS59		
HIGHPASS FILTER54 APPLICATIONS INFORMATION55 RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57 IMPORTANT NOTICE59 ADDRESS59		
APPLICATIONS INFORMATION55RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57IMPORTANT NOTICE59ADDRESS59		
RECOMMENDED EXTERNAL COMPONENTS55LINE INPUT CONFIGURATION56MICROPHONE INPUT CONFIGURATION56MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS56POWER MANAGEMENT EXAMPLES57IMPORTANT NOTICE59ADDRESS59		
LINE INPUT CONFIGURATION 56 MICROPHONE INPUT CONFIGURATION 56 MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS 56 POWER MANAGEMENT EXAMPLES 57 IMPORTANT NOTICE 59 ADDRESS 59	RECOMMENDED EXTERNAL COMPONENTS	55
MICROPHONE INPUT CONFIGURATION		
MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS	MICROPHONE INPUT CONFIGURATION	. 56
POWER MANAGEMENT EXAMPLES		
IMPORTANT NOTICE		
ADDRESS		
	REVISION HISTORY	60

PIN CONFIGURATION



ORDERING INFORMATION

ORDER CODE	TEMPERATURE RANGE	PACKAGE	MOISTURE SENSITIVITY LEVEL	PEAK SOLDERING TEMPERATURE
WM8750CBLGEFL	-25°C to +85°C	32-lead QFN (5x5x0.9mm) (Pb-free)	MSL1	260°C
WM8750CBLGEFL/R	-25°C to +85°C	32-lead QFN (5x5x0.9mm) (Pb-free, tape and reel)	MSL1	260°C

Note:

Reel quantity = 3500



PIN DESCRIPTION

PIN NO	NAME	TYPE	DESCRIPTION
1	MCLK	Digital Input	Master Clock
2	DCVDD	Supply	Digital Core Supply
3	DBVDD	Supply	Digital Buffer (I/O) Supply
4	DGND	Supply	Digital Ground (return path for both DCVDD and DBVDD)
5	BCLK	Digital Input / Output	Audio Interface Bit Clock
6	DACDAT	Digital Input	DAC Digital Audio Data
7	DACLRC	Digital Input / Output	Audio Interface Left / Right Clock/Clock Out
8	ADCDAT	Digital Output	ADC Digital Audio Data
9	ADCLRC	Digital Input / Output	Audio Interface Left / Right Clock
10	MONOOUT	Analogue Output	Mono Output
11	OUT3	Analogue Output	Analogue Output 3 (can be used as Headphone Pseudo Ground)
12	ROUT1	Analogue Output	Right Output 1 (Line or Headphone)
13	LOUT1	Analogue Output	Left Output 1 (Line or Headphone)
14	HPGND	Supply	Supply for Analogue Output Drivers (LOUT1/2, ROUT1/2)
15	ROUT2	Analogue Output	Right Output 1 (Line or Headphone or Speaker)
16	LOUT2	Analogue Output	Left Output 1 (Line or Headphone or Speaker)
17	HPVDD	Supply	Supply for Analogue Output Drivers (LOUT1/2, ROUT1/2, MONOUT)
18	AVDD	Supply	Analogue Supply
19	AGND	Supply	Analogue Ground (return path for AVDD)
20	VREF	Analogue Output	Reference Voltage Decoupling Capacitor
21	VMID	Analogue Output	Midrail Voltage Decoupling Capacitor
22	MICBIAS	Analogue Output	Microphone Bias
23	RINPUT3 / HPDETECT	Analogue Input	Right Channel Input 3 or Headphone Plug-in Detection
24	LINPUT3	Analogue Input	Left Channel Input 3
25	RINPUT2	Analogue Input	Right Channel Input 2
26	LINPUT2	Analogue Input	Left Channel Input 2
27	RINPUT1	Analogue Input	Right Channel Input 1
28	LINPUT1	Analogue Input	Left Channel Input 1
29	MODE	Digital Input	Control Interface Selection
30	CSB	Digital Input	Chip Select / Device Address Selection
31	SDIN	Digital Input/Output	Control Interface Data Input / 2-wire Acknowledge output
32	SCLK	Digital Input	Control Interface Clock Input

Note:

It is recommended that the QFN ground paddle should be connected to analogue ground on the application PCB.

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Wolfson tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

- MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.
- MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.
- MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

The Moisture Sensitivity Level for each package type is specified in Ordering Information.

CONDITION	MIN	MAX
Supply voltages	-0.3V	+3.63V
Voltage range digital inputs	DGND -0.3V	DBVDD +0.3V
Voltage range analogue inputs	AGND -0.3V	AVDD +0.3V
Operating temperature range, T _A	-25°C	+85°C
Storage temperature after soldering	-65°C	+150°C

Notes

- 1. Analogue and digital grounds must always be within 0.3V of each other.
- 2. All digital and analogue supplies are independent of each other.
- 3. DCVDD must be less than or equal to AVDD and DBVDD.

RECOMMENDED OPERATION CONDITIONS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Digital supply range (Core)	DCVDD	1.42		3.6	V
Digital supply range (Buffer)	DBVDD	1.7		3.6	V
Analogue supplies range	AVDD, HPVDD	1.8		3.6	V
Ground	DGND,AGND, HPGND		0		V



ELECTRICAL CHARACTERISTICS

Test Conditions

DCVDD = 1.5V, DBVDD = 3.3V, AVDD = HPVDD = 3.3V, $T_A = +25^{\circ}C$, 1kHz signal, fs = 48kHz, ADCOSR=1, DACOSR=1, PGA gain = 0dB, 24-bit audio data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Analogue Inputs (LINPUT1, RINI	PUT1, LINPU	T2, RINPUT2, LINPUT3, R	INPUT3) to A	DC out		
Full Scale Input Signal Level	VINFS			AVDD/3.3		V rms
(for ADC 0dB Input at 0dB Gain)						
Input Resistance		PGA gain=0dB into ADC		22		kΩ
Pins LINPUT1/2/3, RINPUT1/2/3		PGA gain=+30dB into ADC		1.5		
		DC Measurement from L/RINPUT1		16		
		input pin unused		17		
Input Capacitance				10		pF
Signal to Noise Ratio	SNR	AVDD = 3.3V	80	88		dB
(A-weighted)		AVDD = 1.8V		85		
Total Harmonic Distortion	THD	-1dBFs input,		-80		dB
		AVDD = 3.3V		0.01		%
		-1dBFs input,		-74		
		AVDD = 1.8V		0.02		
ADC Channel Separation		1kHz signal		85		dB
Channel Matching		1kHz signal	-0.5		0.5	dB
Analogue Outputs (LOUT1/2, RC	OUT1/2, MON	OOUT)				
0dB Full scale output voltage				AVDD/3.3		Vrms
Mute attenuation		1kHz, full scale signal		90		dB
		MONOOUT pin		81		
Channel Separation		analogue in		85		dB
		to analogue out				
DAC to Line-Out (L/ROUT2 with	10kΩ / 50pF	load)			· · · · ·	
Signal to Noise Ratio	SNR	AVDD=3.3V	90	97		dB
(A-weighted)		AVDD=1.8V		94		
Total Harmonic Distortion	THD	AVDD=3.3V		-85		dB
		AVDD=1.8V		-79		
Channel Separation		1kHz signal		100		dB
Headphone Output (LOUT1/ROL	IT1, using ca	pacitors)			· · · · ·	
Output Power per channel	Po	Output power is	very closely of	correlated with	THD; see below	<i>.</i>
Total Harmonic Distortion plus	THD+N	HPVDD=1.8V, R_L =32 Ω		0.02		%
Noise		Po=5mW		-73		dB
		HPVDD=1.8V, R_L =16 Ω		0.03		
		P _o =5mW		-70		
		HPVDD=3.3V, R _L =32Ω,		0.015		
		P _o =5mW		-76		
		HPVDD=3.3V, R_L =16 Ω ,		0.02		
		P _o =5mW		-73		
Signal to Noise Ratio	SNR	HPVDD = 3.3V	90	98		dB
(A-weighted)		HPVDD = 1.8V		93		



Test Conditions

DCVDD = 1.5V, DBVDD = 3.3V, AVDD = HPVDD = 3.3V, $T_A = +25^{\circ}C$, 1kHz signal, fs = 48kHz, ADCOSR=1, DACOSR=1, PGA gain = 0dB, 24-bit audio data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Speaker Output (LOUT2/ROUT	2 with 8Ω brid	ge tied load, ROUT2INV=	:1)			
Output Power at 1% THD	Po	THD = 1%		330		mW (rms)
Maximum Achievable Output Power	P _o max	AVDD=HPVDD=3.3V, $R_L=8\Omega$		400		mW (rms)
Total Harmonic Distortion	THD	Po=200mW, R _L =8Ω, HPVDD=3.3V		-60 0.1		dB %
Signal to Noise Ratio (A-weighted)	SNR	HPVDD=3.3V, $R_L=8\Omega$		95		dB
Analogue Reference Levels						
Midrail Reference Voltage	VMID		-3%	AVDD/2	+3%	V
Buffered Reference Voltage	VREF		-3%	AVDD/2	+3%	V
Microphone Bias						
Bias Voltage	V _{MICBIAS}	3mA load current	-5%	0.9×AVDD	+ 5%	V
Bias Current Source	I _{MICBIAS}				3	mA
Output Noise Voltage	Vn	1K to 20kHz		15		nV/√Hz
Digital Input / Output						
Input HIGH Level	VIH		0.7×DBVDD			V
Input LOW Level	VIL				0.3×DBVDD	V
Output HIGH Level	V _{он}	I _{он} = +1mA	0.9×DBVDD			V
Output LOW Level	V _{OL}	I _{OL} = -1mA			0.1×DBVDD	V
HPDETECT (pin 23)						
Input HIGH Level	VIH		0.7×AVDD			V
Input LOW Level	VIL				0.3×AVDD	V

TYPICAL PERFORMANCE

POWER CONSUMPTION

The power consumption of the WM8750BL depends on the following factors.

- Supply voltages: Reducing the supply voltages also reduces supply currents, and therefore results in significant power savings, especially in the digital sections of the WM8750BL.
- Oversampling rate: Significant power savings can be achieved by running the DAC and ADC at the lower over-sampling
 rate of 64 (this is achieved by setting ADCOSR and DACOSR to '1' in R24). Note all figures quoted here assume
 ADCOSR=DACOSR=1.
- Operating mode: Disabling parts of the WM8750BL that are not currently in use (e.g. mic pre-amps, unused outputs, DAC, ADC, etc.) also saves power.

Control Register		F	R25 (19ŀ	n)			I	R26	6 (1/	Ah)					R23	3	Other settings	A	VDD	DC	CVDD	DE	BVDD	HF	PVDD	Tot. Power
Bit	/MIDSEL	REF			ADCR	1ICB	DACL	ACR		OUT2	ROUT2	ONOM	OUT3	ADCOSR	ACOSR	'SEL			v	l (mA)	v	I (mA)	v	I (mA)	v	l (mA)	mW
OFF	2	2										2				11	+	Clocks stopped	3.3	0.000	3.3	0.010	3.3	0.000	3.3	0.000	0.0330
011	00	0	0 0		5 0	0	Ŭ	0 0		0	0	0	۲		1	01		оюска эторреа	2.5	0.000	2.5	0.008	2.5	0.000	2.5	0.000	0.0200
																00			1.8	0.000	1.5	0.007	1.8	0.000	1.8	0.000	0.0105
Standby	10	1	0 0		0	0	0	0 () (0 0	0	0	0	1	1	11		Interface Stopped	3.3	0.360	3.3	0.011	3.3	0.000	3.3	0.000	1.2243
(500 KOhm VMID string)	10					Ŭ	ľ				0	Ŭ	Ĭ		1	01			2.5	0.268	2.5	0.009	2.5	0.000	2.5	0.000	0.6925
(oco reality this string)																00			1.8	0.183	1.5	0.007	1.8	0.000	1.8	0.000	0.3399
Playback to Line-out	01	1	0 0		0 0	0	1	1 '	1 .	1 0	0	0	0	1	1	11	_		3.3	2.457	3.3	4.687	3.3	0.250	3.3	0.683	26.6541
	•.	·				Ŭ	· ·	•			Ũ	Ũ	Ŭ		·	01			2.5	1.814	2.5	2.779	2.5	0.178	2.5	0.670	13.6025
																00			1.8	1.606	1.5	1.483	1.8	0.122	1.8	0.406	6.0657
Playback to 32 Ohm Headphone	01	1	0 () (0 0	0	1	1 '	1 .	1 0	0	0	0	1	1	11			3.3	2.456	3.3	4.649	3.3	0.250	3.3	0.709	26.6112
.,	1 ° '					-	Ľ			Ũ	2	-	-			01			2.5	1.814	2.5	2.758	2.5	0.178	2.5	0.682	13.5800
																00			1.8	1.606	1.5	1.483	1.8	0.122	1.8	0.410	6.0729
Playback to 32 Ohm Headphone	01	1	0 () (0 0	0	1	1 '	1 '	1 0	0	0	0	1	1	11			3.3	2.456	3.3	5.454	3.3	0.250	3.3	1.929	33.2937
0.1mW / channel into load	1.					-	Ľ			Ũ	2	-	-			01			2.5	1.814	2.5	3.354	2.5	0.178	2.5	1.927	18,1825
(JEITA CP-2905B)																00			1.8	1.607	1.5	1.831	1.8	0.122	1.8	1.793	9.0861
Playback to 32 Ohm Headphone	01	1	0 () (0 0	0	1	1 '	1 .	1 0	0	0	0	1	1	11			3.3	2.470	3.3	5.469	3.3	0.250	3.3	11.248	64.1421
5mW / channel into load						-	Ľ						-	-		01			2.5	1.833	2.5	3.408	2.5	0.178	2.5	11.283	41.7550
																00			1.8	1.635	1.5	1.862	1.8	0.122	1.8	10.974	25,7088
Playback to 32 Ohm Headphone	01	1	0 () (0 0	0	1	1 '	1 .	1 0	0	0	1	1	1	11		R24. OUT3SW=00	3.3	2.426	3.3	3.969	3.3	0.251	3.3	1.010	25.2648
(capless mode using OUT3)						-					-	-				01			2.5	1.788	2.5	2.705	2.5	0.179	2.5	0.980	14.1300
(p																00			1.8	1.244	1.5	1.481	1.8	0.122	1.8	0.670	5.8863
Playback to 8 Ohm BTL Speaker	01	1	0 0) (0 0	0	1	1 () () 1	1	0	0	1	1	11		R24, ROUT2INV=1	3.3	2.652	3.3	4.655	3.3	0.250	3.3	1.256	29.0829
						-	Ľ						-	-		01			2.5	1.950	2.5	2.761	2.5	0.178	2.5	1.095	14.9600
																00)		1.8	1.694	1.5	1.482	1.8	0.122	1.8	0.773	6.8832
Headphone Amp	01	1	0 () (0 0	0	0	0 '	1 .	1 0	0	0	0	1	1	11		Clocks Stopped	3.3	1,107	3.3	0.624	3.3	0.000	3.3	0.685	7,9728
(line-in to 32 Ohm headphone)						-	Ĩ						-	-		01			2.5	0.812	2.5	0.090	2.5	0.000	2.5	0.672	3.9350
(· · · · · · · · · · · · · · · · · · ·																00)		1.8	0.559	1.5	0.007	1.8	0.000	1.8	0.407	1.7493
Speaker Amp	01	1	0 () (0 0	0	0	0 () () 1	1	0	0	1	1	11		Clocks Stopped	3.3	1.305	3.3	0.565	3.3	0.000	3.3	0.691	8.4513
(line-in to 8 Ohm speaker)						-	Ĩ						-	-		01		R24. ROUT2INV=1	2.5	0.948	2.5	0.092	2.5	0.000	2.5	0.679	4.2975
(· · · · · · · · · · · · · · · · · · ·																00)	,	1.8	0.649	1.5	0.007	1.8	0.000	1.8	0.455	1.9977
Record from Line-in	01	1	1 '	1 1	1 1	0	0	0 () (0 0	0	0	0	1	1	11			3.3	4.631	3.3	5.010	3.3	0.273	3.3	0.000	32.7162
																01			2.5	3.892	2.5	3.237	2.5	0.196	2.5	0.000	18.3125
																00)		1.8	3.239	1.5	1.649	1.8	0.135	1.8	0.000	8.5467
Record from mono microphone	01	1	1 () 1	1 0	1	0	0 () (0 0	0	0	0	1	1			32, LMICBOOST=11;	3.3	2.829	3.3	4.996	3.3	0.273	3.3	0.000	26.7234
																01		R23, DATSEL=01	2.5	2.330	2.5	3.208	2.5	0.194	2.5	0.000	14.3300
	I															00		,	1.8	1.892	1.5	1.632	1.8	0.134	1.8	0.000	6.0948
Record from mono microphone	01	1	1 () 1	1 0	1	0	0 () (0 0	0	0	0	1	1	11	R	32, LMICBOOST=11;	3.3	3.197	3.3	4.993	3.3	0.273	3.3	0.000	27.9279
(differential)																01		R23, DATSEL=01;	2.5	2.593	2.5	3.208	2.5	0.194	2.5	0.000	14.9875
· · · · ·	I															00		R32, LINSEL=11	1.8	2.067	1.5	1.636	1.8	0.134	1.8	0.000	6.4158
Stereo Record & Playback	01	1	1 '	1 1	1 1	1	1	1 () () 1	1	0	0	1	1	11		,	3.3	6.670	3.3	8.014	3.3	0.272	3.3	0.805	52.0113
	1.		-		•		Ľ					-	-		1	01			2.5	5.389	2.5	5.326	2.5	0.196	2.5	0.613	28.8100
	I															00			1.8	4.281	1.5	2.851	1.8	0.135	1.8	0.329	12.8175
																50	· 1					2.501		0.100		0.0E0	.2.5170


Table 1 Supply Current Consumption

Notes:

- 1. All figures are at $T_A = +25^{\circ}$ C, Slave Mode, fs = 48kHz, MCLK = 12.288 MHz (256fs), ADCOSR=DACOSR=1.
- 2. Unless otherwise noted, these measurements are quiescent (i.e. signal amplitude is zero).




OUTPUT DRIVERS



Headphone Output Power vs THD+N

Speaker Output Power vs THD+N




Notes:

- 1. These graphs show THD+N relative to the signal amplitude at each point (not relative to full scale).
- 2. Signal frequency = 1kHz



OUTPUT PGA'S LINEARITY





SIGNAL TIMING REQUIREMENTS

SYSTEM CLOCK TIMING




Figure 1 System Clock Timing Requirements

Test Conditions

CLKDIV2=0, DCVDD = 1.42V, DBVDD = 3.3V, DGND = 0V, $T_A = +25^{\circ}C$, Slave Mode fs = 48kHz, MCLK = 384fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
System Clock Timing Information					
MCLK System clock pulse width high	T _{MCLKL}	21			ns
MCLK System clock pulse width low	T _{MCLKH}	21			ns
MCLK System clock cycle time	T _{MCLKY}	54			ns
MCLK duty cycle	T _{MCLKDS}	60:40		40:60	

Test Conditions

CLKDIV2=1, DCVDD = 1.42V, DBVDD = 3.3V, DGND = 0V, $T_A = +25^{\circ}C$, Slave Mode fs = 48kHz, MCLK = 384fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
System Clock Timing Information					
MCLK System clock pulse width high	T _{MCLKL}	10			ns
MCLK System clock pulse width low	T _{MCLKH}	10			ns
MCLK System clock cycle time	T _{MCLKY}	27			ns

AUDIO INTERFACE TIMING – MASTER MODE




Figure 2 Digital Audio Data Timing – Master Mode (see Control Interface)




Test Conditions

DCVDD = 1.42V, DBVDD = 3.3V, DGND = 0V, $T_A = +25^{\circ}C$, Master Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Bit Clock Timing Information					
BCLK rise time (10pF load)	t _{BCLKR}			3	ns
BCLK fall time (10pF load)	t _{BCLKF}			3	ns
BCLK duty cycle (normal mode, BCLK = MCLK/n)	t _{BCLKDS}		50:50		
BCLK duty cycle (USB mode, BCLK = MCLK)	t _{BCLKDS}		T _{MCLKDS}		
Audio Data Input Timing Information					
ADCLRC/DACLRC propagation delay from BCLK falling edge	t _{DL}			10	ns
ADCDAT propagation delay from BCLK falling edge	t _{DDA}			40	ns
DACDAT setup time to BCLK rising edge	t _{DST}	10			ns
DACDAT hold time from BCLK rising edge	t _{DHT}	10			ns

AUDIO INTERFACE TIMING – SLAVE MODE





Test Conditions

DCVDD = 1.42V, DBVDD = 3.3V, DGND = 0V, $T_A = +25^{\circ}C$, Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Audio Data Input Timing Information					
BCLK cycle time	t _{BCY}	50			ns
BCLK pulse width high	t _{BCH}	20			ns
BCLK pulse width low	t _{BCL}	20			ns
ADCLRC/DACLRC set-up time to BCLK rising edge	t _{LRSU}	10			ns
ADCLRC/DACLRC hold time from BCLK rising edge	t _{LRH}	10			ns
DACDAT hold time from BCLK rising edge	t _{DH}	10			ns
ADCDAT propagation delay from BCLK falling edge	t _{DD}			10	ns

Note:

BCLK period should always be greater than or equal to MCLK period.



CONTROL INTERFACE TIMING – 3-WIRE MODE




Figure 4 Control Interface Timing – 3-Wire Serial Control Mode

Test Conditions

DCVDD = 1.42V, DBVDD = 3.3V, DGND = 0V, T_A = +25°C, Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT			
Program Register Input Information								
SCLK rising edge to CSB rising edge	t _{scs}	80			ns			
SCLK pulse cycle time	t _{SCY}	200			ns			
SCLK pulse width low	t _{SCL}	80			ns			
SCLK pulse width high	t _{sch}	80			ns			
SDIN to SCLK set-up time	t _{DSU}	40			ns			
SCLK to SDIN hold time	t _{DHO}	40			ns			
CSB pulse width low	t _{CSL}	40			ns			
CSB pulse width high	t _{CSH}	40			ns			
CSB rising to SCLK rising	t _{css}	40			ns			
Pulse width of spikes that will be suppressed	t _{ps}	0		5	ns			



CONTROL INTERFACE TIMING – 2-WIRE MODE




Figure 5 Control Interface Timing – 2-Wire Serial Control Mode


Test Conditions

DCVDD = 1.42V, DBVDD = 3.3V, DGND = 0V, T_A = +25°C, Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT		
Program Register Input Information							
SCLK Frequency		0		526	kHz		
SCLK Low Pulse-Width	t ₁	1.3			us		
SCLK High Pulse-Width	t ₂	600			ns		
Hold Time (Start Condition)	t ₃	600			ns		
Setup Time (Start Condition)	t4	600			ns		
Data Setup Time	t ₅	100			ns		
SDIN, SCLK Rise Time	t ₆			300	ns		
SDIN, SCLK Fall Time	t ₇			300	ns		
Setup Time (Stop Condition)	t ₈	600			ns		
Data Hold Time	t ₉			900	ns		
Pulse width of spikes that will be suppressed	t _{ps}	0		5	ns		



INTERNAL POWER ON RESET CIRCUIT





The WM8750BL includes an internal Power-On-Reset Circuit, as shown in Figure 6, which is used to reset the digital logic into a default state after power up. The power on reset circuit is powered from DCVDD and monitors DCVDD and AVDD. It asserts PORB low if DCVDD or AVDD are below a minimum threshold.




Figure 7 Typical Power-Up Sequence

Figure 7 shows a typical power-up sequence. When DCVDD and AVDD rise above the minimum thresholds, Vpord_dcvdd and Vpord_avdd, there is enough voltage for the circuit to guarantee the Power on Reset is asserted low and the chip is held in reset. In this condition, all writes to the control interface are ignored. When DCVDD rises to Vpor_dcvdd_on and AVDD rises to Vpor_avdd_on, PORB is released high and all registers are in their default state and writes to the control interface may take place. If DCVDD and AVDD rise at different rates then PORB will only be released when DCVDD and AVDD have both exceeded the Vpor_dcvdd_on and Vpor_avdd_on thresholds.

On power down, PORB is asserted low whenever DCVDD drops below the minimum threshold Vpor_dcvdd_off or AVDD drops below the minimum threshold Vpor_avdd_off.

SYMBOL	MIN	TYP	MAX	UNIT
V _{pord_dcvdd}	0.4	0.6	0.8	V
V _{por_dcvdd_on}	0.9	1.26	1.6	V
Vpor_avdd_on	0.5	0.7	0.9	V
$V_{por_avdd_off}$	0.4	0.6	0.8	V

Table 2 Typical POR Operation (typical values, not tested)



DEVICE DESCRIPTION

INTRODUCTION

The WM8750BL is a low power audio codec offering a combination of high quality audio, advanced features, low power and small size. These characteristics make it ideal for portable digital audio applications such as MP3 and minidisk player / recorders. Stereo 24-bit multi-bit delta sigma ADCs and DACs are used with oversampling digital interpolation and decimation filters.

The device includes three stereo analogue inputs that can be switched internally. Each can be used as either a line level input or microphone input and LINPUT1/RINPUT1 and LINPUT2/RINPUT2 can be configured as mono differential inputs. A programmable gain amplifier with automatic level control (ALC) keeps the recording volume constant. The on-chip stereo ADC and DAC are of a high quality using a multi-bit, low-order oversampling architecture to deliver optimum performance with low power consumption.

The DAC output signal first enters an analogue mixer where an analogue input and/or the post-ALC signal can be added to it. This mix is available on line and headphone outputs.

The WM8750BL has a configurable digital audio interface where ADC data can be read and digital audio playback data fed to the DAC. It supports a number of audio data formats including I^2S , DSP Mode (a burst mode in which frame sync plus 2 data packed words are transmitted), and MSB-First, left justified, and can operate in master or slave modes.

The WM8750BL uses a unique clocking scheme that can generate many commonly used audio sample rates from either a 12.00MHz USB clock or an industry standard 256/384 f_s clock. This feature eliminates the common requirement for an external phase-locked loop (PLL) in applications where the master clock is not an integer multiple of the sample rate. Sample rates of 8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz, 88.2kHz and 96kHz can be generated. The digital filters used for recording and playback are optimised for each sampling rate used.

To allow full software control over all its features, the WM8750BL offers a choice of 2 or 3 wire MPU control interface. It is fully compatible and an ideal partner for a wide range of industry standard microprocessors, controllers and DSPs.

The design of the WM8750BL has given much attention to power consumption without compromising performance. It operates at very low voltages, and includes the ability to power off parts of the circuitry under software control, including standby and power off modes.

INPUT SIGNAL PATH

The input signal path for each channel consists of a switch to select between three analogue inputs, followed by a PGA (programmable gain amplifier) and an optional microphone gain boost. A differential input of either (LINPUT1 – RINPUT1) or (LINPUT2 – RINPUT2) may also be selected. The gain of the PGA can be controlled either by the user or by the on-chip ALC function (see Automatic Level Control).

The signal then enters an ADC where it is digitised. Alternatively, the two channels can also be mixed in the analogue domain and digitised in one ADC while the other ADC is switched off. The mono-mix signal appears on both digital output channels.

SIGNAL INPUTS

The WM8750BL has three sets of high impedance, low capacitance AC coupled analogue inputs, LINPUT1/RINPUT1, LINPUT2/RINPUT2 and LINPUT3/RINPUT3. Inputs can be configured as microphone or line level by enabling or disabling the microphone gain boost.

LINSEL and RINSEL control bits (see Table 3) are used to select independently between external inputs and internally generated differential products (LINPUT1-RINPUT1 or LINPUT2-RINPUT2). The choice of differential signal, LINPUT1-RINPUT1 or LINPUT2-RINPUT2 is made using DS (refer to Table 5).

As an example, the WM8750BL can be set up to convert one differential and one single ended mono signal by applying the differential signal to LINPUT1/RINPUT1 and the single ended signal to RINPUT2. By setting LINSEL to L-R Differential (see Table 3), DS to LINPUT1 - RINPUT1 (see Table 5) and RINSEL to RINPUT2, each mono signal can then be routed to a separate ADC or Bypass path.



The signal inputs are biased internally to the reference voltage VREF. Whenever the line inputs are muted or the device placed into standby mode, the inputs are kept biased to VREF using special anti-thump circuitry. This reduces any audible clicks that may otherwise be heard when changing inputs.

DC MEASUREMENT

For DC measurements (for example, battery voltage monitoring), the input signal at the LINPUT1 and/or RINPUT1 pins can be taken directly into the respective ADC, bypassing both PGA and microphone boost. The ADC output then becomes unsigned relative to AVDD, instead of being a signed (two's complement) number relative to VREF. Setting L/RDCM will override L/RINSEL. The input range for dc measurement is AGND to AVDD.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R32 (20h)	7:6	LINSEL	00	Left Channel Input Select
ADC Signal				00 = LINPUT1
Path Control				01 = LINPUT2
(Left)				10 = LINPUT3
				11 = L-R Differential (either LINPUT1- RINPUT1 or LINPUT2-RINPUT2, selected by DS)
	5:4	LMICBOOST	00	Left Channel Microphone Gain Boost
				00 = Boost off (bypassed)
				01 = 13dB boost
				10 = 20dB boost
				11 = 29dB boost
R33 (21h)	7:6	RINSEL	00	Right Channel Input Select
ADC Signal				00 = RINPUT1
Path Control				01 = RINPUT2
(Right)				10 = RINPUT3
				11 = L-R Differential (either LINPUT1- RINPUT1 or LINPUT2-RINPUT2, selected by DS)
	5:4	RMICBOOST	00	Right Channel Microphone Gain Boost
				00 = Boost off (bypassed)
				01 = 13dB boost
				10 = 20dB boost
				11 = 29dB boost

Table 3 Input Software Control

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R31 (1Fh)	5	RDCM	0	Right Channel DC Measurement
ADC input Mode				0 = Normal Operation, PGA Enabled
				1 = Measure DC level on RINPUT1
	4	LDCM	0	Left Channel DC Measurement
				0 = Normal Operation, PGA Enabled
				1 = Measure DC level on LINPUT1

Table 4 DC Measurement Select

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R31 (1Fh)	8	DS	0	Differential input select
ADC Input Mode				0: LINPUT1 - RINPUT1
				1: LINPUT2 – RINPUT2

Table 5 Differential Input Select



MONO MIXING

The stereo ADC can operate as a stereo or mono device, or the two channels can be mixed to mono in the analogue domain (i.e. before the ADC). MONOMIX selects the mode of operation; either the left or right channel ADC can be used, allowing the unused ADC to be powered off or used for a DC measurement conversion. The user also has the flexibility to select the data output from the audio interface using DATSEL. The default is for left and right channel ADC data to be output, but the interface may also be configured so that e.g. left channel ADC data is output as both left and right data for when mono mixing is selected.

Note:

If DC measurement is selected this overrides the MONOMIX selection.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R31 (1Fh)	7:6	MONOMIX	00	00: Stereo
ADC input		[1:0]		01: Analogue Mono Mix (using left ADC)
Mode				10: Analogue Mono Mix (using right ADC)
				11: Reserved

Table 6 Mono Mixing

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R23 (17h) Additional Control (1)	3:2	DATSEL [1:0]	00	00: left data=left ADC; right data =right ADC 01: left data =left ADC; right data = left ADC 10: left data = right ADC; right data =right ADC
				11: left data = right ADC; right data = left ADC

Table 7 ADC Data Output Configuration

The MICBIAS output provides a low noise reference voltage suitable for biasing electret type microphones and the associated external resistor biasing network. Refer to the Applications Information section for recommended external components. The output can be enabled or disables using the MICB control bit (see also the "Power Management" section).

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R25 (19h)	1	MICB	0	Microphone Bias Enable
Power				0 = OFF (high impedance output)
Management (1)				1 = ON

Table 8 Microphone Bias Control

The internal MICBIAS circuitry is shown below. Note that the is a maximum source current capability for MICBIAS is 3mA. The external biasing resistors therefore must be large enough to limit the MICBIAS current to 3mA.




Figure 8 Microphone Bias Schematic



PGA CONTROL

The PGA matches the input signal level to the ADC input range. The PGA gain is logarithmically adjustable from +30dB to -17.25dB in 0.75dB steps. Each PGA can be controlled either by the user or by the ALC function (see Automatic Level Control). When ALC is enabled for one or both channels, then writing to the corresponding PGA control register has no effect.

The gain is independently adjustable on both Right and Left Line Inputs. Additionally, by controlling the register bits LIVU and RIVU, the left and right gain settings can be simultaneously updated. Setting the LZCEN and RZCEN bits enables a zero-cross detector which ensures that PGA gain changes only occur when the signal is at zero, eliminating any zipper noise. If zero cross is enabled a timeout is also available to update the gain if a zero cross does not occur. This function may be enabled by setting TOEN in register R23 (17h).

The inputs can also be muted in the analogue domain under software control. The software control registers are shown in Table 9. If zero crossing is enabled, it is necessary to enable zero cross timeout to un-mute the input PGAs. This is because their outputs will not cross zero when muted. Alternatively, zero cross can be disabled before sending the un-mute command.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R0 (00h) Left Channel PGA	8	LIVU	0	Left Volume Update 0 = Store LINVOL in intermediate latch (no gain change) 1 = Update left and right channel gains (left = LINVOL, right = intermediate latch)
	7	LINMUTE	1	Left Channel Input Analogue Mute 1 = Enable Mute 0 = Disable Mute Note: LIVU must be set to un-mute.
	6	LZCEN	0	Left Channel Zero Cross Detector 1 = Change gain on zero cross only 0 = Change gain immediately
	5:0	LINVOL [5:0]	010111 (0dB)	Left Channel Input Volume Control 111111 = +30dB 111110 = +29.25dB 0.75dB steps down to 000000 = -17.25dB
R1 (01h) Right Channel PGA	8	RIVU	0	Right Volume Update 0 = Store RINVOL in intermediate latch (no gain change) 1 = Update left and right channel gains (right = RINVOL, left = intermediate latch)
	7	RINMUTE	1	Right Channel Input Analogue Mute 1 = Enable Mute 0 = Disable Mute Note: RIVU must be set to un-mute.
	6	RZCEN	0	Right Channel Zero Cross Detector 1 = Change gain on zero cross only 0 = Change gain immediately
	5:0	RINVOL [5:0]	010111 (0dB)	Right Channel Input Volume Control 111111 = +30dB 111110 = +29.25dB . 0.75dB steps down to 000000 = -17.25dB
R23 (17h) Additional Control (1)	0	TOEN	0	Timeout Enable 0 : Timeout Disabled 1 : Timeout Enabled

Table 9 Input PGA Software Control



ANALOGUE TO DIGITAL CONVERTER (ADC)

The WM8750BL uses a multi-bit, oversampled sigma-delta ADC for each channel. The use of multibit feedback and high oversampling rates reduces the effects of jitter and high frequency noise. The ADC Full Scale input level is proportional to AVDD. With a 3.3V supply voltage, the full scale level is 1.0 Volts r.m.s. Any voltage greater than full scale may overload the ADC and cause distortion.

ADC DIGITAL FILTER

The ADC filters perform true 24 bit signal processing to convert the raw multi-bit oversampled data from the ADC to the correct sampling frequency to be output on the digital audio interface. The digital filter path is illustrated in Figure 9.




Figure 9 ADC Digital Filter

The ADC digital filters contain a digital high pass filter, selectable via software control. The high-pass filter response is detailed in the Digital Filter Characteristics section. When the high-pass filter is enabled the dc offset is continuously calculated and subtracted from the input signal. By setting HPOR, the last calculated dc offset value is stored when the high-pass filter is disabled and will continue to be subtracted from the input signal. If the DC offset is changed, the stored and subtracted value will not change unless the high-pass filter is enabled. This feature can be used for calibration purposes. In addition the highpass filter may be enabled separately on the left and right channels (see Table 11).

The output data format can be programmed by the user to accommodate stereo or monophonic recording on both inputs. The polarity of the output signal can also be changed under software control. The software control is shown in Table 10.



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R5 (05h) ADC and DAC	6:5	ADCPOL [1:0]	00	00 = Polarity not inverted 01 = L polarity invert
Control		[1.0]		10 = R polarity invert
				11 = L and R polarity invert
	4	HPOR	0	Store dc offset when high-pass filter disabled
				1 = store offset
				0 = clear offset
	0	ADCHPD	0	ADC high-pass filter enable (Digital)
				HPFLREN = 0
				1 = Disable high-pass filter on left and right channels
				0 = Enable high-pass filter on left and right channels
				HPFLREN = 1
				0 = High-pass enabled on left, disabled on right
				1 = High-pass enabled on right, disabled on left
R27 (1Bh)	5	HPFLREN	0	ADC high-pass filter left or right enable
				0 = High-pass filter enable/disable on left and right channels controlled by ADCHPD
				1 = High-pass filter enabled on left or right channel, as selected by ADCHPD

Table 10 ADC Signal Path Control

HPFLREN	ADCHPD	HIGH PASS MODE
0	0	High-pass filter enabled on left and right channels
0	1	High-pass filter disabled on left and right channels
1	0	High-pass filter enabled on left channel, disabled on right channel
1	1	High-pass filter disabled on left channel, enabled on right channel

Table 11 ADC High Pass Filter Enable Modes



DIGITAL ADC VOLUME CONTROL

The output of the ADCs can be digitally amplified or attenuated over a range from –97dB to +30dB in 0.5dB steps. The volume of each channel can be controlled separately. The gain for a given eight-bit code X is given by:

 $0.5 \times (X-195) \text{ dB for } 1 \le X \le 255;$ MUTE for X = 0

The LAVU and RAVU control bits control the loading of digital volume control data. When LAVU or RAVU are set to 0, the LADCVOL or RADCVOL control data will be loaded into the respective control register, but will not actually change the digital gain setting. Both left and right gain settings are updated when either LAVU or RAVU are set to 1. This makes it possible to update the gain of both channels simultaneously.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R21 (15h)	7:0	LADCVOL	11000011	Left ADC Digital Volume Control
Left ADC		[7:0]	(0dB)	0000 0000 = Digital Mute
Digital Volume				0000 0001 = -97dB
				0000 0010 = -96.5dB
				0.5dB steps up to
				1111 1111 = +30dB
	8	LAVU	0	Left ADC Volume Update
				0 = Store LADCVOL in intermediate latch (no gain change)
				1 = Update left and right channel
				gains (left = LADCVOL, right =
P22 (16b)	7:0	RADCVOL	11000011	intermediate latch) Right ADC Digital Volume Control
R22 (16h) Right ADC	7.0	[7:0]	(0dB)	0000 0000 = Digital Mute
Digital Volume		[7.0]	(UUB)	$0000\ 0000 = Digital Mute$ 0000 0001 = -97dB
5				$0000\ 0010 = -96.5$ dB
				0.5dB steps up to
				1111 1111 = +30dB
	8	RAVU	0	Right ADC Volume Update
	-	-		0 = Store RADCVOL in intermediate latch (no gain change)
				1 = Update left and right channel gains (left = intermediate latch, right = RADCVOL)

Table 12 ADC Digital Volume Control



AUTOMATIC LEVEL CONTROL (ALC)

The WM8750BL has an automatic level control that aims to keep a constant recording volume irrespective of the input signal level. This is achieved by continuously adjusting the PGA gain so that the signal level at the ADC input remains constant. A digital peak detector monitors the ADC output and changes the PGA gain if necessary. Note that when the ALC function is enabled, the settings of registers 0 and 1 (LINVOL, LIVU, LIZC, LINMUTE, RINVOL, RIVU, RIZC and RINMUTE) are ignored.




Figure 10 ALC Operation

The ALC function is enabled using the ALCSEL control bits. When enabled, the recording volume can be programmed between –6dB and –28.5dB (relative to ADC full scale) using the ALCL register bits. An upper limit for the PGA gain can be imposed by setting the MAXGAIN control bits.

HLD, DCY and ATK control the hold, decay and attack times, respectively:

Hold time is the time delay between the peak level detected being below target and the PGA gain beginning to ramp up. It can be programmed in power-of-two (2^n) steps, e.g. 2.67ms, 5.33ms, 10.67ms etc. up to 43.7s. Alternatively, the hold time can also be set to zero. The hold time only applies to gain ramp-up: there is no delay before ramping the gain down when the signal level is above target.

Decay (Gain Ramp-Up) Time is the time that it takes for the PGA gain to ramp up across 90% of its range (e.g. from -15B up to 27.75dB). The time it takes for the recording level to return to its target value therefore depends on both the decay time and on the gain adjustment required. If the gain adjustment is small, it will be shorter than the decay time. The decay time can be programmed in power-of-two (2ⁿ) steps, from 24ms, 48ms, 96ms, etc. to 24.58s.

Attack (Gain Ramp-Down) Time is the time that it takes for the PGA gain to ramp down across 90% of its range (e.g. from 27.75dB down to -15B gain). The time it takes for the recording level to return to its target value therefore depends on both the attack time and on the gain adjustment required. If the gain adjustment is small, it will be shorter than the attack time. The attack time can be programmed in power-of-two (2^n) steps, from 6ms, 12ms, 24ms, etc. to 6.14s.

When operating in stereo, the peak detector takes the maximum of left and right channel peak values, and any new gain setting is applied to both left and right PGAs, so that the stereo image is preserved. However, the ALC function can also be enabled on one channel only. In this case, only one PGA is controlled by the ALC mechanism, while the other channel runs independently with its PGA gain set through the control register.

When one ADC channel is unused or used for DC measurement, the peak detector disregards that channel. The ALC function can also operate when the two ADC outputs are mixed to mono in the digital domain, but not if they are mixed to mono in the analogue domain, before entering the ADCs.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R17 (11h)	8:7	ALCSEL	00	ALC function select
ALC Control 1		[1:0]	(OFF)	00 = ALC off (PGA gain set by register)
				01 = Right channel only
				10 = Left channel only
				 11 = Stereo (PGA registers unused) Note: ensure that LINVOL and RINVOL settings (reg. 0 and 1) are the same before entering this mode.
	6:4	MAXGAIN	111	Set Maximum Gain of PGA
		[2:0]	(+30dB)	111 : +30dB
				110 : +24dB
				(-6dB steps)
				001 : -6dB
				000 : -12dB
	3:0	ALCL	1011	ALC target – sets signal level at ADC input
		[3:0]	(-12dB)	0000 = -28.5dB FS
				0001 = -27.0dB FS
				(1.5dB steps)
				1110 = -7.5dB FS
				1111 = -6dB FS
R18 (12h)	7	ALCZC	0 (zero	ALC uses zero cross detection circuit.
ALC Control 2	I	ALOZO	cross off)	
	3:0	HLD	0000	ALC hold time before gain is increased.
		[3:0]	(0ms)	0000 = 0ms
				0001 = 2.67ms
				0010 = 5.33ms
				(time doubles with every step)
				1111 = 43.691s
R19 (13h)	7:4	DCY	0011	ALC decay (gain ramp-up) time
ALC Control 3		[3:0]	(192ms)	0000 = 24ms
				0001 = 48ms
				0010 = 96ms
				(time doubles with every step)
				1010 or higher = 24.58s
	3:0	ATK	0010	ALC attack (gain ramp-down) time
		[3:0]	(24ms)	0000 = 6ms
				0001 = 12ms
				0010 = 24ms
				(time doubles with every step)
				1010 or higher = 6.14s

Table 13 ALC Control

Note: For correct ALC operation in differential input mode it is recommended that the ALC is not used with a combined signal gain (mic boost and PGA) greater than 30dB.



PEAK LIMITER

To prevent clipping when a large signal occurs just after a period of quiet, the ALC circuit includes a limiter function. If the ADC input signal exceeds 87.5% of full scale (-1.16dB), the PGA gain is ramped down at the maximum attack rate (as when ATK = 0000), until the signal level falls below 87.5% of full scale. This function is automatically enabled whenever the ALC is enabled.

Note:

If ATK = 0000, then the limiter makes no difference to the operation of the ALC. It is designed to prevent clipping when long attack times are used.

NOISE GATE

When the signal is very quiet and consists mainly of noise, the ALC function may cause "noise pumping", i.e. loud hissing noise during silence periods. The WM8750BL has a noise gate function that prevents noise pumping by comparing the signal level at the LINPUT1/2/3 and/or RINPUT1/2/3 pins against a noise gate threshold, NGTH. The noise gate cuts in when:

Signal level at ADC [dB] < NGTH [dB] + PGA gain [dB] + Mic Boost gain [dB]

This is equivalent to:

Signal level at input pin [dB] < NGTH [dB]

The ADC output can then either be muted or alternatively, the PGA gain can be held constant (preventing it from ramping up as it normally would when the signal is quiet).

The table below summarises the noise gate control register. The NGTH control bits set the noise gate threshold with respect to the ADC full-scale range. The threshold is adjusted in 1.5dB steps. Levels at the extremes of the range may cause inappropriate operation, so care should be taken with set–up of the function. Note that the noise gate only works in conjunction with the ALC function, and always operates on the same channel(s) as the ALC (left, right, both, or none).

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R20 (14h)	7:3	NGTH	00000	Noise gate threshold
Noise Gate		[4:0]		00000 -76.5dBfs
Control				00001 -75dBfs
				1.5 dB steps
				11110 -31.5dBfs
				11111 -30dBfs
	2:1	NGG	00	Noise gate type
		[1:0]		X0 = PGA gain held constant
				01 = mute ADC output
				11 = reserved (do not use this setting)
	0	NGAT	0	Noise gate function enable
				1 = enable
				0 = disable

Table 14 Noise Gate Control

Note:

The performance of the ADC may degrade at high input signal levels if the monitor bypass mux is selected with MIC boost and ALC enabled.

