



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



---

## **Multi-Channel High Definition Audio Codec**

---

### **DESCRIPTION**

The WM8850 is a high performance multi-channel audio CODEC designed for high performance PC audio systems. The device offers full compatibility with the Intel High Definition Audio (HDA) specification revision 1.0, allowing seamless integration with industry-standard HDA controllers.

The WM8850 has three high performance stereo DACs to enable six channels of high definition audio, ideal for 5.1 channel applications. A high-performance ground-referenced stereo headphone amplifier utilises advanced charge pump and DC servo technology to minimise system cost and space without compromise on audio quality. Line outputs provide a high-quality differential connection to speaker amplifiers, enabling common mode noise rejection when these traces are routed across a PCB.

The WM8850 also has two high performance stereo ADCs to provide Hi-Fi quality analogue line-in and microphone input digitisation. A low noise microphone bias with programmable output voltage is provided. Additionally, the CODEC contains a digital microphone interface capable of supporting up to four independent digital microphones. One differential stereo input is provided for line level signals, while one pseudo-differential stereo input with integrated microphone preamplifier is provided.

The WM8850 also contains a S/PDIF transceiver which is fully compatible with IEC-60958-3. The S/PDIF receive and transmit paths each contain a sample rate converter (SRC) to enable asynchronous sample rate conversion between the S/PDIF receive/transmit and HDA interface clock domains. An additional S/PDIF transmitter is provided to allow direct output of a stereo stream from the HDA interface.


The WM8850 is supplied in a small 48-pin QFN package.

### **FEATURES**

- Multi-channel High Definition Audio CODEC
- Fully compatible with Intel High Definition Audio Revision 1.0
- 6-Channel DAC, 4-channel ADC
- DAC sampling frequency 8kHz - 192kHz
- ADC sampling frequency 8kHz - 96kHz
- DAC Performance:
  - SNR 108 dB ('A' weighted)
  - SNR 105dB (non weighted)
  - THD -96dB (at 0dBFS)
- ADC Performance:
  - SNR 105 dB ('A' weighted)
  - SNR 102dB (non weighted)
  - THD -95dB (at -1dBFS)
- Ground-referenced stereo headphone driver
- Differential line inputs/outputs
- Stereo microphone interface with integrated pre-amp
- Multi-channel digital microphone interface
- IEC-60958-3 compatible S/PDIF transceiver
- Additional IEC-60958-3 compatible S/PDIF transmitter
- Jack detect and load impedance sensing
- Beep generator
- GPIO functionality
- IEEE-754 Single precision 32-bit floating point support
- Power supplies
  - Digital core: 1.62V – 1.98V
  - Digital buffer: 2.97V – 3.63V
  - Analogue: 4.5V – 5.25V
  - Charge pump: 4.5V – 5.25V
- 48-pin 7mm x 7mm QFN package

### **APPLICATIONS**

- High performance PC audio
- All-in-one desktop PC
- Notebook PC

**BLOCK DIAGRAM**


**TABLE OF CONTENTS**

<b>DESCRIPTION</b> .....	<b>1</b>
<b>FEATURES</b> .....	<b>1</b>
<b>APPLICATIONS</b> .....	<b>1</b>
<b>BLOCK DIAGRAM</b> .....	<b>2</b>
<b>TABLE OF CONTENTS</b> .....	<b>3</b>
<b>PIN CONFIGURATION</b> .....	<b>9</b>
<b>ORDERING INFORMATION</b> .....	<b>9</b>
<b>PIN DESCRIPTION</b> .....	<b>10</b>
<b>ABSOLUTE MAXIMUM RATINGS</b> .....	<b>11</b>
<b>RECOMMENDED OPERATING CONDITIONS</b> .....	<b>11</b>
<b>THERMAL PERFORMANCE</b> .....	<b>12</b>
<b>ELECTRICAL CHARACTERISTICS</b> .....	<b>13</b>
TERMINOLOGY.....	25
<b>POWER CONSUMPTION</b> .....	<b>26</b>
<b>SIGNAL TIMING REQUIREMENTS</b> .....	<b>27</b>
<b>INTERNAL POWER ON RESET CIRCUIT</b> .....	<b>28</b>
<b>INTRODUCTION</b> .....	<b>29</b>
CIRRUS LOGIC INTERPRETATION OF HDA SPECIFICATION.....	29
DOLBY AC3 (IEC-61937).....	29
FLOAT32.....	29
AUDIO WIDGETS CAPABILITIES PARAMETER: DIGITAL.....	30
LATENCY.....	30
POWER STATES.....	30
STREAM START/STOP.....	31
SDI STREAM ORDER.....	31
BANDWIDTH CONFLICTS.....	32
SOFTWARE FORMATTED (RAW) S/PDIF.....	32
SOURCE SYNCHRONOUS INPUT - S/PDIF RX.....	32
S/PDIF TX VALIDITY FLAG.....	33
CHANNEL NUMBERING.....	33
ILLEGAL REGISTER VALUES.....	34
RESPONSE FIELD.....	34
<b>CHIP HIERARCHY</b> .....	<b>35</b>
WIDGET DIAGRAM.....	35
NODE LIST.....	36
NODE/VERB SUMMARY.....	37
<b>DEVICE DESCRIPTION</b> .....	<b>39</b>
<b>STEREO ANALOGUE LINE RECORD</b> .....	<b>40</b>
PORT-E (NID = 0CH).....	40
PGA1 (NID = 0AH).....	41
ADC1 (NID = 02H).....	42
<b>STEREO ANALOGUE MICROPHONE RECORD</b> .....	<b>44</b>
PORT-B (NID = 0DH).....	44
PGA2 (NID = 0BH).....	46
MIC1 MUX (NID = 09H).....	47
MIC1 (NID = 03H).....	47
<b>DIGITAL MICROPHONE RECORD</b> .....	<b>49</b>
PORT-D (NID = 0EH).....	50
PORT-H (NID = 16H).....	50

MIC2 (NID = 15H) .....	51
DIGITAL MICROPHONE INTERFACE CLOCK RATES .....	51
<b>STEREO HEADPHONE PLAYBACK .....</b>	<b>52</b>
DAC1 (NID = 06H) .....	52
PORT-A (NID = 11H) .....	54
<b>STEREO LINE PLAYBACK.....</b>	<b>55</b>
DAC2 (NID = 07H) AND DAC3 (NID = 08H).....	55
PORT-G (NID = 12H) AND PORT-F (NID = 13H) .....	57
<b>S/PDIF RECEIVE .....</b>	<b>58</b>
S/PDIF IN (NID = 10H) .....	58
S/PDIF RX (NID = 05H) .....	61
S/PDIF RECEIVE USING SRC1 .....	64
S/PDIF RECEIVE WITHOUT USING SRC1 .....	64
S/PDIF RECEIVE TO DACS .....	65
<b>S/PDIF TRANSMIT .....</b>	<b>66</b>
S/PDIF TX 1 (NID = 04H) .....	67
S/PDIF OUT (NID = 0FH) .....	69
S/PDIF TRANSMIT USING SRC2.....	70
S/PDIF TRANSMIT WITHOUT USING SRC2 .....	71
S/PDIF TX 2 (NID = 17H) .....	72
<b>ANCILLARY FUNCTIONS.....</b>	<b>74</b>
BEEP (NID = 14H) .....	74
AUDIO FUNCTION GROUP (NID = 01H).....	74
<b>UNSOLICITED RESPONSES .....</b>	<b>77</b>
<b>GENERATING UNSOLICITED RESPONSES .....</b>	<b>77</b>
PRIORITY QUEUING .....	77
IN-QUEUE-UPDATE.....	77
<b>UNSOLICITED RESPONSE TYPES .....</b>	<b>79</b>
SF = UNSOLICITED RESPONSE STATUS FLAG .....	79
UF = UNSOLICITED RESPONSE UPDATE FLAG.....	79
EF = UNSOLICITED RESPONSE EVENT FLAG.....	79
<b>UNSOLICITED RESPONSE DEFINITIONS .....</b>	<b>80</b>
<b>DETAILED VERB DESCRIPTIONS .....</b>	<b>87</b>
<b>ROOT NODE (NID = 00H) .....</b>	<b>87</b>
<b>AUDIO FUNCTION GROUP (NID = 01H) .....</b>	<b>89</b>
FUNCTION RESET VERB.....	89
GET PARAMETER VERB .....	89
POWER STATE VERB.....	91
UNSOLICITED RESPONSE VERB.....	91
GPIO DATA VERB .....	92
GPIO ENABLE MASK VERB.....	92
GPIO DIRECTION VERB .....	92
GPIO WAKE ENABLE MASK VERB .....	92
GPIO UNSOLICITED ENABLE MASK VERB .....	93
GPIO STICKY MASK VERB.....	93
IMPLEMENTATION ID / SUBSYSTEM ID VERB.....	93
VMID CONTROL VERB (VENDOR SPECIFIC).....	94
GPIO AUTOMATIC CONTROL VERB (VENDOR-SPECIFIC).....	94
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC).....	95
<b>ADC1 AUDIO INPUT CONVERTER WIDGET (NID = 02H).....</b>	<b>97</b>
STREAM FORMAT VERB.....	97
GET PARAMETER VERB .....	98
GET CONNECTION LIST ENTRY VERB.....	99
PROCESSING STATE VERB .....	100

POWER STATE VERB .....	100
CONVERTER STREAM, CHANNEL VERB .....	100
UNSOLICITED RESPONSE VERB .....	101
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC) .....	101
CHANNEL COPY VERB (VENDOR-SPECIFIC) .....	101
<b>MIC1 AUDIO INPUT CONVERTER WIDGET (NID = 03H).....</b>	<b>103</b>
STREAM FORMAT VERB .....	103
GET PARAMETER VERB .....	104
GET CONNECTION LIST ENTRY VERB .....	105
PROCESSING STATE VERB .....	106
POWER STATE VERB .....	106
CONVERTER STREAM, CHANNEL VERB .....	107
UNSOLICITED RESPONSE VERB .....	107
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC) .....	107
CHANNEL COPY VERB (VENDOR-SPECIFIC) .....	108
<b>S/PDIF TX 1 AUDIO OUTPUT CONVERTER WIDGET (NID = 04H) .....</b>	<b>109</b>
STREAM FORMAT VERB .....	109
GET PARAMETER VERB .....	110
PROCESSING STATE VERB .....	111
CONVERTER STREAM, CHANNEL VERB .....	112
UNSOLICITED RESPONSE VERB .....	112
S/PDIF CONVERTER CONTROL VERB .....	113
INTERNAL PATH VERB (VENDOR-SPECIFIC) .....	114
S/PDIF VERB (VENDOR-SPECIFIC) .....	114
TX CHANNEL STATUS CONTROL VERB (VENDOR-SPECIFIC) .....	115
CHANNEL STATUS DATA PACKING CONFIGURATION VERB (VENDOR-SPECIFIC) .....	115
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC) .....	116
<b>S/PDIF RX AUDIO INPUT CONVERTER WIDGET (NID = 05H) .....</b>	<b>117</b>
STREAM FORMAT VERB .....	117
GET PARAMETER VERB .....	118
GET CONNECTION LIST ENTRY VERB .....	119
PROCESSING STATE VERB .....	119
CONVERTER STREAM, CHANNEL VERB .....	120
UNSOLICITED RESPONSE VERB .....	120
DIGITAL CONVERTER CONTROL VERB .....	121
S/PDIF VERB (VENDOR-SPECIFIC) .....	121
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC) .....	122
GET CHANNEL STATUS VERB (VENDOR-SPECIFIC) .....	122
GET NON-AUDIO FLAG VERB (VENDOR-SPECIFIC) .....	122
OVERWRITE CONTROL VERB (VENDOR-SPECIFIC) .....	123
<b>DAC1 AUDIO OUTPUT CONVERTER WIDGET (NID = 06H).....</b>	<b>125</b>
STREAM FORMAT VERB .....	125
AMPLIFIER GAIN/MUTE VERB .....	126
GET PARAMETER VERB .....	127
POWER STATE VERB .....	128
CONVERTER STREAM, CHANNEL VERB .....	128
UNSOLICITED RESPONSE VERB .....	129
INTERNAL PATH VERB (VENDOR-SPECIFIC) .....	129
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC) .....	129
<b>DAC2 AUDIO OUTPUT CONVERTER WIDGET (NID = 07H).....</b>	<b>131</b>
STREAM FORMAT VERB .....	131
AMPLIFIER GAIN/MUTE VERB .....	132
GET PARAMETER VERB .....	133
POWER STATE VERB .....	134
CONVERTER STREAM, CHANNEL VERB .....	134


UNSOLICITED RESPONSE VERB .....	135
INTERNAL PATH VERB (VENDOR-SPECIFIC) .....	135
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC) .....	135
<b>DAC3 AUDIO OUTPUT CONVERTER WIDGET (NID = 08H) .....</b>	<b>137</b>
STREAM FORMAT VERB .....	137
AMPLIFIER GAIN/MUTE VERB .....	138
GET PARAMETER VERB .....	139
POWER STATE VERB .....	140
CONVERTER STREAM, CHANNEL VERB .....	140
UNSOLICITED RESPONSE VERB .....	141
INTERNAL PATH VERB (VENDOR-SPECIFIC) .....	141
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC) .....	141
<b>MIC1 MUX SELECTOR WIDGET (NID = 09H) .....</b>	<b>143</b>
GET PARAMETER VERB .....	143
CONNECTION SELECT CONTROL VERB .....	143
GET CONNECTION LIST ENTRY VERB .....	144
<b>PGA1 SELECTOR WIDGET (NID = 0AH) .....</b>	<b>145</b>
AMPLIFIER GAIN/MUTE VERB .....	145
GET PARAMETER VERB .....	146
GET CONNECTION LIST ENTRY VERB .....	146
PGA CONTROL VERB (VENDOR-SPECIFIC) .....	147
<b>PGA2 SELECTOR WIDGET (NID = 0BH) .....</b>	<b>149</b>
AMPLIFIER GAIN/MUTE VERB .....	149
GET PARAMETER VERB .....	150
GET CONNECTION LIST ENTRY VERB .....	150
PGA CONTROL VERB (VENDOR-SPECIFIC) .....	151
<b>PORT-E PIN COMPLEX WIDGET (NID = 0CH) .....</b>	<b>153</b>
GET PARAMETER VERB .....	153
PIN WIDGET CONTROL VERB .....	154
UNSOLICITED RESPONSE VERB .....	154
PIN SENSE VERB .....	154
EAPD/BTL VERB .....	154
CONFIGURATION DEFAULT VERB .....	155
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC) .....	157
AUTO-MUTE CONTROL VERB (VENDOR-SPECIFIC) .....	157
<b>PORT-B PIN COMPLEX WIDGET (NID = 0DH) .....</b>	<b>159</b>
AMPLIFIER GAIN/MUTE VERB .....	159
GET PARAMETER VERB .....	160
PIN WIDGET CONTROL VERB .....	161
UNSOLICITED RESPONSE VERB .....	161
PIN SENSE VERB .....	161
EAPD/BTL VERB .....	162
CONFIGURATION DEFAULT VERB .....	162
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC) .....	164
DIFFERENTIAL VERB (VENDOR-SPECIFIC) .....	164
AUTO-MUTE CONTROL VERB (VENDOR-SPECIFIC) .....	165
<b>PORT-D PIN COMPLEX WIDGET (NID = 0EH) .....</b>	<b>167</b>
AMPLIFIER GAIN/MUTE VERB .....	167
GET PARAMETER VERB .....	168
PIN WIDGET CONTROL VERB .....	169
CONFIGURATION DEFAULT VERB .....	169
<b>S/PDIF OUT PIN COMPLEX WIDGET (NID = 0FH) .....</b>	<b>173</b>
GET PARAMETER VERB .....	173
GET CONNECTION LIST ENTRY VERB .....	174
PIN WIDGET CONTROL VERB .....	174

UNSOLICITED RESPONSE VERB .....	174
PIN SENSE VERB .....	175
CONFIGURATION DEFAULT VERB .....	175
INTERNAL PATH VERB (VENDOR-SPECIFIC) .....	177
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC) .....	177
<b>S/PDIF IN PIN COMPLEX WIDGET (NID = 10H) .....</b>	<b>179</b>
GET PARAMETER VERB .....	179
PIN WIDGET CONTROL VERB .....	180
UNSOLICITED RESPONSE VERB .....	180
PIN SENSE VERB .....	180
CONFIGURATION DEFAULT VERB .....	181
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC) .....	183
GET S/PDIF IN STATUS VERB (VENDOR-SPECIFIC) .....	183
S/PDIF IN CONTROL VERB (VENDOR-SPECIFIC) .....	184
<b>PORT-A PIN COMPLEX WIDGET (NID = 11H) .....</b>	<b>185</b>
GET PARAMETER VERB .....	185
GET CONNECTION LIST ENTRY VERB .....	186
PIN WIDGET CONTROL VERB .....	186
UNSOLICITED RESPONSE VERB .....	186
PIN SENSE VERB .....	187
CONFIGURATION DEFAULT VERB .....	187
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC) .....	189
<b>PORT-G PIN COMPLEX WIDGET (NID = 12H) .....</b>	<b>191</b>
GET PARAMETER VERB .....	191
GET CONNECTION LIST ENTRY VERB .....	192
PIN WIDGET CONTROL VERB .....	192
UNSOLICITED RESPONSE VERB .....	192
PIN SENSE VERB .....	192
CONFIGURATION DEFAULT VERB .....	193
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC) .....	195
<b>PORT-F PIN COMPLEX WIDGET (NID = 13H) .....</b>	<b>197</b>
GET PARAMETER VERB .....	197
GET CONNECTION LIST ENTRY VERB .....	198
PIN WIDGET CONTROL VERB .....	198
UNSOLICITED RESPONSE VERB .....	198
PIN SENSE VERB .....	198
CONFIGURATION DEFAULT VERB .....	199
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC) .....	201
<b>BEEP GENERATOR WIDGET (NID = 14H) .....</b>	<b>203</b>
AMPLIFIER GAIN/MUTE VERB .....	203
GET PARAMETER VERB .....	204
BEEP GENERATION VERB .....	204
BEEP MASK SELECTION VERB (VENDOR SPECIFIC) .....	205
<b>MIC2 AUDIO INPUT CONVERTER WIDGET (NID = 15H) .....</b>	<b>207</b>
STREAM FORMAT VERB .....	207
GET PARAMETER VERB .....	208
GET CONNECTION LIST ENTRY VERB .....	209
PROCESSING STATE VERB .....	209
CONVERTER STREAM, CHANNEL VERB .....	210
UNSOLICITED RESPONSE VERB .....	210
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC) .....	210
CHANNEL COPY VERB (VENDOR-SPECIFIC) .....	211
<b>PORT-H PIN COMPLEX WIDGET (NID = 16H) .....</b>	<b>213</b>
AMPLIFIER GAIN/MUTE VERB .....	213
GET PARAMETER VERB .....	214

---

GET CONNECTION LIST ENTRY VERB.....	215
PIN WIDGET CONTROL VERB.....	215
CONFIGURATION DEFAULT VERB.....	216
INTERNAL PATH VERB (VENDOR-SPECIFIC).....	218
<b>S/PDIF TX 2 AUDIO OUTPUT CONVERTER WIDGET (NID = 17H).....</b>	<b>219</b>
STREAM FORMAT VERB.....	219
GET PARAMETER VERB.....	220
CONVERTER STREAM, CHANNEL VERB.....	221
UNSOLICITED RESPONSE VERB.....	221
S/PDIF CONVERTER CONTROL VERB.....	222
INTERNAL PATH VERB (VENDOR-SPECIFIC).....	223
TX CHANNEL STATUS CONTROL VERB (VENDOR-SPECIFIC).....	223
CHANNEL STATUS DATA PACKING CONFIGURATION VERB (VENDOR-SPECIFIC).....	224
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC).....	224
<b>APPLICATIONS INFORMATION.....</b>	<b>225</b>
RECOMMENDED EXTERNAL COMPONENTS.....	225
REQUIRED JACK DETECT COMPONENTS.....	226
<b>PACKAGE DIMENSIONS.....</b>	<b>227</b>
<b>IMPORTANT NOTICE.....</b>	<b>228</b>
<b>REVISION HISTORY.....</b>	<b>229</b>

## PIN CONFIGURATION



## ORDERING INFORMATION

ORDER CODE	TEMPERATURE RANGE	PACKAGE	MOISTURE SENSITIVITY LEVEL	PEAK SOLDERING TEMPERATURE
WM8850GEFL/V	-40°C to +85°C	48-pin QFN (Pb-free)	MSL3	260°C
WM8850GEFL/RV	-40°C to +85°C	48-pin QFN (Pb-free, tape and reel)	MSL3	260°C

**Note:**

Reel quantity = 2200

**PIN DESCRIPTION**

PIN NO	NAME	TYPE	DESCRIPTION
1	VIN1LP	Analogue input	Left channel 1 positive input
2	VIN1LN	Analogue input	Left channel 1 negative input
3	VIN1RP	Analogue input	Right channel 1 positive input
4	VIN1RN	Analogue input	Right channel 1 negative input
5	VIN2LP	Analogue input	Left channel 2 positive input
6	VIN2LN	Analogue input	Left channel 2 negative input
7	VIN2RP	Analogue input	Right channel 2 positive input
8	VIN2RN	Analogue input	Right channel 2 negative input
9	MICBIAS	Analogue output	Microphone bias output
10	GPIO1	Digital input / output	General purpose digital input/output 1
11	GPIO2	Digital input / output	General purpose digital input/output 2
12	SPDIFIN	Digital input	S/PDIF Input
13	/RESET	Digital input	Global reset (active low)
14	SYNC	Digital input	HDA frame sync, 48kHz
15	SDO	Digital input	Serial data output from HDA controller
16	BCLK	Digital input	HDA Link bit clock, 24MHz
17	SDI	Digital input / output	Serial data input to HDA controller
18	SPDIFOUT1	Digital output	S/PDIF output 1
19	DBVDD	Supply input	Digital buffer supply input
20	DGND	Supply input	Digital ground (return for DBVDD and DCVDD)
21	DCVDD	Supply input	Digital core supply input
22	DMICCLK	Digital output	Digital microphone clock output
23	DMICDAT1	Digital input	Digital microphone data input 1
24	DMICDAT2/ SPDIFOUT2	Digital input / output	Digital microphone data input 2 / S/PDIF output 2
25	VOUT3RN	Analogue output	Right channel 3 negative output
26	VOUT3RP	Analogue output	Right channel 3 positive output
27	VOUT3LN	Analogue output	Left channel 3 negative output
28	VOUT3LP	Analogue output	Left channel 3 positive output
29	VOUT2RN	Analogue output	Right channel 2 negative output
30	VOUT2RP	Analogue output	Right channel 2 positive output
31	VOUT2LN	Analogue output	Left channel 2 negative output
32	VOUT2LP	Analogue output	Left channel 2 positive output
33	VOUT1R	Analogue output	Right channel 1 output
34	VOUT1L	Analogue output	Left channel 1 output
35	HPVSS	Supply output	Charge pump negative supply decoupling point
36	HPVDD	Supply output	Charge pump positive supply decoupling point
37	CFB2	Analogue output	Charge pump flyback capacitor pin 2
38	HPGND	Supply input	Charge pump ground (return path for HPVDD and HPVSS)
39	CFB1	Analogue output	Charge pump flyback capacitor pin 1
40	CPCAP	Supply output	Internally generated regulated charge pump supply decoupling point
41	CPVDD	Supply input	Charge pump supply input
42	AGND	Supply input	Analogue ground (return path for AVDD and CPVDD)
43	AVDD	Supply input	Analogue supply input
44	VREFP	Analogue output	Analogue positive reference decoupling point
45	VMID	Analogue output	Midrail voltage decoupling point
46	VREFN	Analogue output	Analogue negative reference decoupling point
47	JACKDET1	Analogue output	Jack detect sense 1
48	JACKDET2	Analogue output	Jack detect sense 2

## ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Cirrus Logic tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.

MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

The Moisture Sensitivity Level for each package type is specified in Ordering Information.

CONDITION	MIN	MAX
Analogue supply voltage (AVDD)	-0.3V	+7V
Charge pump supply voltage (CPVDD)	-0.3V	+7V
Digital core supply voltage (DCVDD)	-0.3V	+2.5V
Digital buffer supply voltage (DBVDD)	-0.3V	+7V
Voltage range digital inputs	DGND -0.3V	DBVDD +0.3V
Voltage range analogue inputs	AGND -0.3V	AVDD +0.3V
Operating temperature range, T <sub>A</sub>	-40°C	+85°C
Junction temperature, T <sub>JMAX</sub>	-40°C	+150°C
Storage temperature after soldering	-65°C	+150°C

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
<b>CODEC Power Supplies</b>					
Digital core supply range	DCVDD	1.62	1.8	1.98	V
Digital buffer supply range	DBVDD	2.97	3.3	3.63	V
Analogue supply range	AVDD	4.5	5.0	5.25	V
Charge pump supply range	CPVDD	4.5	5.0	5.25	V
Ground	DGND, AGND, HPGND		0		V

**Notes:**


1. Analogue and digital grounds must always be within 0.3V of each other.
2. All digital and analogue supplies are completely independent from each other (i.e. not internally connected).

## THERMAL PERFORMANCE

Thermal analysis should be performed in the intended application to prevent the WM8850 from exceeding maximum junction temperature. Several contributing factors affect thermal performance most notably the physical properties of the mechanical enclosure, location of the device on the PCB in relation to surrounding components and the number of PCB layers. Connecting the GND paddle through thermal vias and into a large ground plane will aid heat extraction.

Three main heat transfer paths exist to surrounding air as illustrated below in Figure 1:

- Package top to air (radiation).
- Package bottom to PCB (radiation).
- Package leads & paddle to PCB (conduction).



**Figure 1 Heat Transfer Paths**

The temperature rise  $T_R$  is given by  $T_R = P_D * \Theta_{JA}$







- $P_D$  is the power dissipated in the device.
- $\Theta_{JA}$  is the thermal resistance from the junction of the die to the ambient temperature and is therefore a measure of heat transfer from the die to surrounding air.  $\Theta_{JA}$  is determined with reference to JEDEC standard JESD51-9.

The junction temperature  $T_J$  is given by  $T_J = T_A + T_R$ , where  $T_A$  is the ambient temperature.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Operating temperature range	$T_A$	-40		85	°C
Operating junction temperature	$T_J$	-40		125	°C
Thermal Resistance	$\Theta_{JA}$		29		°C/W






**ELECTRICAL CHARACTERISTICS**
**Test Conditions**

 AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, T<sub>A</sub> = +25°C, 1kHz signal, f<sub>s</sub> = 48kHz, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Analogue Input 1 (VIN1LP, VIN1LN, VIN1RP, VIN1RN)</b>						
Maximum Differential Input Signal Level	V <sub>INDIFF(max)</sub>	0dB gain 		2.25 x AVDD/5		V <sub>RMS</sub>
Maximum Single-ended Input Signal Level	V <sub>INSE(max)</sub>	0dB gain 		1.6 x AVDD/5		V <sub>RMS</sub>
Input impedance	Z <sub>IN</sub>	-12dB gain 		42		kΩ
		0dB gain 		27		kΩ
		+12dB gain 		9		kΩ
Common Mode Rejection Ratio	CMRR	20Hz to 20kHz 		55		dB
Minimum PGA Gain Setting				-12		dB
Maximum PGA Gain Setting				+12		dB
PGA Gain Step Size		Guaranteed monotonic		0.5		dB

### Test Conditions


AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, T<sub>A</sub> = +25°C, 1kHz signal, f<sub>s</sub> = 48kHz, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Analogue Input 2 (VIN2LP, VIN2LN, VIN2RP, VIN2RN)</b>						
Maximum Differential Input Signal Level	V <sub>INDIFF(max)</sub>	0dB gain 		2.25 x AVDD/5		V <sub>RMS</sub>
Maximum Single-ended Input Signal Level	V <sub>INSE(max)</sub>	0dB gain 		1.1 x AVDD/5		V <sub>RMS</sub>
Input impedance	Z <sub>IN</sub>	Single-ended or Differential (Inverting) 		10		kΩ
		Differential (Non-inverting) 		120		kΩ
Common Mode Rejection Ratio	CMRR	20Hz to 20kHz 		65		dB
Microphone Preamp Gain Options				0 10 20 30		dB
Minimum PGA Gain Setting				-12		dB
Maximum PGA Gain Setting				+12		dB
PGA Gain Step Size		Guaranteed monotonic		0.5		dB

### Test Conditions

AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V,  $T_A = +25^\circ\text{C}$ , 1kHz signal,  $f_s = 48\text{kHz}$ , 24-bit data unless otherwise stated.


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ADC1 Performance</b>						
Signal to Noise Ratio	SNR	Unweighted		102		dB
		A-weighted	100	105		dB
		A-weighted $f_s=96\text{kHz}$		105		dB
Dynamic Range	DNR	A-weighted -60dBFS		105		dB
Total Harmonic Distortion	THD	-1dBFS		-95	-90	dB
		-1dBFS $f_s=96\text{kHz}$		-95		dB
Channel Separation		1kHz		86		dB
		20Hz to 20kHz		86		dB
Channel Level Matching		0dBFS		0.1		dB
Channel Phase Deviation				0.01		°
Power Supply Rejection Ratio	PSRR	1kHz, 100mVpp on AVDD		90		dB
		20Hz to 20kHz, 100mVpp on AVDD		70		dB



**Test Conditions**

 AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, T<sub>A</sub> = +25°C, 1kHz signal, fs = 48kHz, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ADC2 Performance</b>						
Signal to Noise Ratio	SNR	Unweighted		100		dB
		A-weighted		95	103	dB
		A-weighted fs=96kHz			103	dB
Dynamic Range	DNR	A-weighted -60dBFS		103		dB
Total Harmonic Distortion	THD	-1dBFS		-95	-90	dB
Channel Separation		1kHz		87		dB
		20Hz to 20kHz		84		dB
Channel Level Matching		0dBFS		0.1		dB
Channel Phase Deviation				0.01		°
Power Supply Rejection Ratio	PSRR	1kHz, 100mVpp on AVDD		90		dB
		20Hz to 20kHz, 100mVpp on AVDD		70		dB


**Test Conditions**

 AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, T<sub>A</sub> = +25°C, 1kHz signal, fs = 48kHz, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Microphone Bias Generator</b>						
Output Voltage		VRefEn[2:0] = 001		0.5x AVDD		V
		VRefEn[2:0] = 100		0.8x AVDD		V
Current Source Capability					2.5	mA
Power Supply Rejection Ratio	PSRR	1kHz, 100mVpp on AVDD		100		dB
		20Hz to 20kHz, 100mVpp on AVDD		88		dB








**Test Conditions**

 AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, T<sub>A</sub> = +25°C, 1kHz signal, fs = 48kHz, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Digital Microphone Interface</b>						
Digital Microphone Clock Frequencies				1.024 1.4112 2.048 2.8224 3.072		MHz
Signal to Noise Ratio	SNR			96		dB
Minimum Digital Gain Setting				-12		dB
Maximum Digital Gain Setting				+32		dB
Digital Gain Step Size				0.5		dB

**Test Conditions**


 AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, T<sub>A</sub> = +25°C, 1kHz signal, fs = 48kHz, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Analogue Output 1 (VOUT1L, VOUT1R)</b>						
Full Scale Output Signal Level	V <sub>OUT</sub>	R <sub>L</sub> = 1kΩ to 47kΩ H-Phn Enable = 0			2 x AVDD/5	V <sub>RMS</sub>
		R <sub>L</sub> = 16Ω to 1kΩ H-Phn Enable = 1			0.8 x AVDD/5	V <sub>RMS</sub>
Maximum Rated Output Power	P <sub>OUT(max)</sub>	R <sub>L</sub> = 16Ω			40	mW
Load Impedance	R <sub>L</sub>		16		47k	Ω
Load Capacitance	C <sub>L</sub>				1	nF
DC Offset		Measured between VOUT1L/R and AGND with path fully enabled but no signal playing	-1	0	+1	mV
<b>Analogue Output 2 (VOUT2L, VOUT2LN, VOUT2RP, VOUT2RN)</b>						
Differential Full Scale Output Signal Level	V <sub>OUT</sub>	R <sub>L</sub> = 5kΩ to 47kΩ			2 x AVDD/5	V <sub>RMS</sub>
Single-ended Full Scale Output Signal Level	V <sub>OUT</sub>	R <sub>L</sub> = 5kΩ to 47kΩ			1 x AVDD/5	V <sub>RMS</sub>
Load Impedance	R <sub>L</sub>		5		47	kΩ
Load Capacitance	C <sub>L</sub>				1	nF
<b>Analogue Output 3 (VOUT3L, VOUT3LN, VOUT3RP, VOUT3RN)</b>						
Differential Full Scale Output Signal Level	V <sub>OUT</sub>	R <sub>L</sub> = 5kΩ to 47kΩ			2 x AVDD/5	V <sub>RMS</sub>
Single-ended Full Scale Output Signal Level	V <sub>OUT</sub>	R <sub>L</sub> = 5kΩ to 47kΩ			1 x AVDD/5	V <sub>RMS</sub>
Load Impedance	R <sub>L</sub>		5		47	kΩ
Load Capacitance	C <sub>L</sub>				1	nF

### Test Conditions




AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V,  $T_A = +25^\circ\text{C}$ , 1kHz signal,  $f_s = 48\text{kHz}$ , 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DAC1 Path Performance (VOUT1L and VOUT1R into 10kΩ Line Load)</b>						
Signal to Noise Ratio	SNR	Unweighted		105		dB
		A-weighted	100	108		dB
		A-weighted $f_s=96\text{kHz}$		108		dB
Out of Band Signal to Noise Ratio (0.6 $f_s$ to 150kHz)	OBSNR	$F_s > 11.025\text{kHz}$		80		dB
		$F_s \leq 11.025\text{kHz}$		75		dB
Dynamic Range	DNR	A-weighted -60dBFS		108		dB
Total Harmonic Distortion	THD	0dBFS		-96	-85	dB
		0dBFS $f_s=96\text{kHz}$		-96	-85	dB
Channel Separation		1kHz		115		dB
		20Hz to 20kHz		110		dB
Channel Level Matching		0dBFS		0.1		dB
Channel Phase Deviation				0.01		°
AVDD Power Supply Rejection Ratio	AVDD PSRR	1kHz, 100mVpp on AVDD		51		dB
		20Hz to 20kHz, 100mVpp on AVDD		50		dB
CPVDD Power Supply Rejection Ratio	CPVDD PSRR	1kHz, 100mVpp on CPVDD		86		dB
		20Hz to 20kHz, 100mVpp on CPVDD		75		dB




**Test Conditions**

 AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, T<sub>A</sub> = +25°C, 1kHz signal, f<sub>s</sub> = 48kHz, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DAC1 Path Performance (VOUT1L and VOUT1R into 16Ω Headphone Load)</b>						
Total Harmonic Distortion	THD	P <sub>OUT</sub> = 30mW R <sub>L</sub> = 16Ω 		--80	-73	dB
				0.01		%
		P <sub>OUT</sub> = 10mW R <sub>L</sub> = 300Ω 		-80		dB
				0.01		%
Idle Channel Noise		R <sub>L</sub> = 16Ω A-weighted 	90	98		dBV
				12.26		μV <sub>rms</sub>
Channel Separation		R <sub>L</sub> = 16Ω 1kHz		85		dB
		R <sub>L</sub> = 16Ω 20Hz to 20kHz		72		dB

### Test Conditions

AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, T<sub>A</sub> = +25°C, 1kHz signal, f<sub>s</sub> = 48kHz, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DAC2 Path Performance (VOUT2LP, VOUT2LN, VOUT2RP and VOUT2N into 10kΩ Line Load)</b>						
<b>DAC3 Path Performance (VOUT3LP, VOUT3LN, VOUT3RP and VOUT3N into 10kΩ Line Load)</b>						
Signal to Noise Ratio	SNR	Unweighted		103		dB
		A-weighted		100	106	dB
		A-weighted f <sub>s</sub> =96kHz			106	
Out of Band Signal to Noise Ratio (0.6f <sub>s</sub> to 150kHz)	OBSNR	F <sub>s</sub> > 11.025kHz		80		dB
		F <sub>s</sub> ≤ 11.025kHz		75		dB
Dynamic Range	DNR	A-weighted -60dBFS		106		dB
Total Harmonic Distortion	THD	0dBFS		-92		dB
		0dBFS f <sub>s</sub> =96kHz		-92		dB
Channel Separation		20Hz to 20kHz		102		dB
Channel Level Matching		0dBFS		0.1		dB
Channel Phase Deviation				0.01		°
AVDD Power Supply Rejection Ratio	AVDD PSRR	1kHz, 100mVpp on AVDD		75		dB
		20Hz to 20kHz, 100mVpp on AVDD	55			dB

**Test Conditions**

 AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, T<sub>A</sub> = +25°C, 1kHz signal, fs = 48kHz, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>S/PDIF Receiver Specification</b>						
Input Signal Level		IEC-60958 Compatible Input Mode	200	500		mV <sub>p-p</sub>
Input Signal Logic High	V <sub>IH(S/PDIF)</sub>	Normal CMOS Compatible Input Mode	0.7 * DBVDD			V
		Low-Amplitude CMOS Compatible Input Mode	0.4 * DBVDD		1.8	V
Input Signal Logic Low	V <sub>IL(S/PDIF)</sub>	Normal CMOS Compatible Input Mode			0.3 * DBVDD	V
		Low-Amplitude CMOS Compatible Input Mode			DBVDD x 0.2	V
Input Pin Bias Voltage		IEC-60958 Compatible Input Mode		0.5 * DCVDD		V
Input Impedance	Z <sub>IN</sub>	IEC-60958 Compatible Input Mode	7.5			kΩ
		Normal CMOS Compatible Input Mode	100			kΩ
Input Hysteresis		IEC-60958 Compatible Input Mode		50		mV
		Normal CMOS Compatible Input Mode		300		mV
		Low-Amplitude CMOS Compatible Input Mode		150		mV
Input Sample Rate Lock Tolerance		Includes maximum reference clock error of ±0.025% as allowed by HDA Specification			10000	ppm
			-1		+1	%
Lock Delay				3		192 Frame Blocks
S/PDIF Stream Jitter Tolerance		UI = 1/fs <sub>(in)</sub>			10	UI
Input Sample Rate Support				32 44.1 48 88.2 96		kHz

**Test Conditions**

 AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, T<sub>A</sub> = +25°C, 1kHz signal, f<sub>s</sub> = 48kHz, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>S/PDIF Transmitter Specification</b>						
Output Signal Logic High	V <sub>OH(S/PDIF)</sub>		0.9 * DBVDD			V
Output Signal Logic Low	V <sub>OL(S/PDIF)</sub>				0.1 * DBVDD	V
Output Current Source/Sink Capability		DBVDD = 1.8V	7			mA
		DBVDD = 3.63V	15			mA
Output Sample Rate Tolerance		Includes maximum reference clock error of ±0.025% as allowed by HDA Specification			1000	ppm
			-0.1		+0.1	%
Output Sample Rate Support				32 44.1 48 88.2 96 176.4 192		kHz

**Test Conditions**

 AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, T<sub>A</sub> = +25°C, 1kHz signal, fs = 48kHz, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Analogue References</b>						
Positive Voltage Reference	VREFP			0.9 * AVDD		V
Negative Voltage Reference	VREFN			0.1 * AVDD		V
Midrail Voltage Reference	VMID			0.5 * AVDD		V
Charge Pump Cap Level	CPCAP			3.15		V
Midrail Voltage Resistance	R <sub>VMID</sub>	AVDD to VMID or VMID to AGND VMID_SEL[1:0]=00		12.5		kΩ
		AVDD to VMID or VMID to AGND VMID_SEL[1:0]=01		75		kΩ
		AVDD to VMID or VMID to AGND VMID_SEL[1:0]=10		37.5		kΩ
		AVDD to VMID or VMID to AGND VMID_SEL[1:0]=11		375		kΩ
<b>Digital Input / Output</b>						
Input High Level	V <sub>IH</sub>		0.65 * DBVDD			V
Input Low Level	V <sub>IL</sub>				0.35 * DBVDD	V
Output High Level	V <sub>OH</sub>		0.9 * DBVDD			V
Output Low Level	V <sub>OL</sub>				0.1 * DBVDD	V
Input Capacitance					7.5	pF
Input Leakage			-0.1		+0.1	μA

---

## TERMINOLOGY

1. Signal-to-Noise Ratio (dB) – SNR is a measure of the difference in level between the full scale output signal and the output with no input signal applied.
2. Total Harmonic Distortion (dB) – THD is the level of the rms value of the sum of harmonic distortion products relative to the amplitude of the applied input signal.
3. Total Harmonic Distortion plus Noise (dB) – THD+N is the level of the rms value of the sum of harmonic distortion products plus noise in the specified bandwidth relative to the amplitude of the applied input signal.
4. Crosstalk (L/R) (dB) – left-to-right and right-to-left channel crosstalk is the measured signal level in the idle channel at the test signal frequency relative to the signal level at the output of the active channel. The active channel is configured and supplied with an appropriate input signal to drive a full scale output, with signal measured at the output of the associated idle channel. For example, measured signal level on the output of the idle right channel with a full scale signal level at the output of the active left channel.
5. Multi-Path Channel Separation (dB) – is the measured signal level in the idle path at the test signal frequency relative to the signal level at the output of the active path. The active path is configured and supplied with an appropriate input signal to drive a full scale output, with signal measured at the output of the specified idle path.
6. All performance measurements carried out with 20kHz low pass filter, and where noted an A-weighted filter. Failure to use such a filter will result in higher THD and lower SNR readings than are found in the Electrical Characteristics. The low pass filter removes out of band noise; although it is not audible it may affect dynamic specification values.
7. Mute Attenuation – This is a measure of the difference in level between the full scale output signal and the output with mute applied.
8. Channel Level Matching (dB) – the difference in output level between channels in a stereo pair.
9. Channel Phase Deviation (Degrees) – the difference in phase between channels in a stereo pair.
10. Idle Channel Noise (dBV) – absolute rms measurement of the noise floor over the 20Hz to 20kHz band.