



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Multi-channel High Definition Audio CODEC

DESCRIPTION

The WM8860 is a high performance multi-channel audio CODEC designed for high performance portable PC audio systems. The device offers full compatibility with the Intel High Definition Audio (HDA) specification revision 1.0, allowing seamless integration with industry-standard HDA controllers.

The WM8860 has two high performance stereo DACs to enable four channels of high definition audio. A high-performance ground-referenced stereo headphone amplifier utilises advanced charge pump and DC servo technology to minimise system cost and space without compromise on audio quality. A balanced line output, which can provide a differential connection to an external speaker amplifier, is also provided and enables common mode noise rejection when these traces are routed across a PCB.

The WM8860 also has two high performance stereo ADCs to provide Hi-Fi quality analogue line-in and microphone input digitisation. A low noise microphone bias with programmable output voltage is provided. Additionally, the CODEC contains a digital microphone interface capable of supporting up to four independent digital microphones. One differential stereo input is provided for line level signals, while one pseudo-differential stereo input with integrated microphone preamplifier is provided.

The WM8860 also contains a S/PDIF transmitter which is fully compatible with IEC-60958-3. Two dedicated GPIO pins are provided, enabling control of external amplifiers or other additional system components.

The WM8860 is supplied in a small 48-pin QFN package.

FEATURES

- Multi-channel High Definition Audio CODEC
- Fully compatible with Intel High Definition Audio Revision 1.0
- 4-Channel DAC, 4-channel ADC
- DAC sampling frequency 8kHz - 192kHz
- ADC sampling frequency 8kHz - 96kHz
- DAC Performance:
 - SNR 108dB ('A' weighted)
 - SNR 105dB (non weighted)
 - THD -96dB (at 0dBFS)
- ADC Performance:
 - SNR 105dB ('A' weighted)
 - SNR 102dB (non weighted)
 - THD -95dB (at -1dBFS)
- Ground-referenced stereo headphone driver
- Differential line inputs/outputs
- Stereo microphone interface with integrated pre-amp
- Multi-channel digital microphone interface
- IEC-60958-3 compatible S/PDIF transmitter
- Jack detect and load impedance sensing
- Beep generator
- GPIO functionality
- IEEE-754 Single precision 32-bit floating point support
- Power supplies
 - Digital core: 1.62V – 1.98V
 - Digital buffer: 2.97V – 3.63V
 - Analogue: 4.5V – 5.25V
 - Charge pump: 4.5V – 5.25V
- 48-pin 7mm x 7mm QFN package

APPLICATIONS

- High performance PC audio
- All-in-one desktop PC
- Notebook PC

BLOCK DIAGRAM




TABLE OF CONTENTS

DESCRIPTION	1
FEATURES	1
APPLICATIONS.....	1
BLOCK DIAGRAM	2
TABLE OF CONTENTS.....	3
PIN CONFIGURATION.....	8
ORDERING INFORMATION	8
PIN DESCRIPTION.....	9
ABSOLUTE MAXIMUM RATINGS.....	10
RECOMMENDED OPERATING CONDITIONS.....	10
THERMAL PERFORMANCE	11
ELECTRICAL CHARACTERISTICS.....	12
TERMINOLOGY	23
TYPICAL POWER CONSUMPTION	24
SIGNAL TIMING REQUIREMENTS.....	25
INTERNAL POWER ON RESET CIRCUIT	26
INTRODUCTION.....	27
CIRRUS LOGIC INTERPRETATION OF HDA SPECIFICATION	27
DOLBY AC3 (IEC-61937)	27
FLOAT32	27
AUDIO WIDGETS CAPABILITIES PARAMETER: DIGITAL	28
LATENCY	28
POWER STATES	28
STREAM START/STOP	29
SDI STREAM ORDER.....	29
BANDWIDTH CONFLICTS.....	29
SOFTWARE FORMATTED (RAW) S/PDIF.....	30
S/PDIF TX VALIDITY FLAG	30
CHANNEL NUMBERING.....	31
ILLEGAL REGISTER VALUES.....	31
RESPONSE FIELD.....	31
CHIP HIERARCHY.....	32
WIDGET DIAGRAM.....	32
NODE LIST	33
NODE/VERB SUMMARY	34
DEVICE DESCRIPTION	36
STEREO ANALOGUE LINE RECORD	37
PORT-E (NID = 0CH)	37
PGA1 (NID = 0AH).....	38
ADC1 (NID = 02H)	39
STEREO ANALOGUE MICROPHONE RECORD	41
PORT-B (NID = 0DH)	41
PGA2 (NID = 0BH).....	43
MIC1 MUX (NID = 09H)	44
MIC1 (NID = 03H)	44
DIGITAL MICROPHONE RECORD	46
PORT-D (NID = 0EH)	47
PORT-H (NID = 16H).....	47
MIC2 (NID = 15H)	48


DIGITAL MICROPHONE INTERFACE CLOCK RATES	48
STEREO HEADPHONE PLAYBACK.....	49
DAC1 (NID = 06H)	49
PORT-A (NID = 11H)	51
STEREO LINE PLAYBACK.....	52
DAC2 (NID = 07H)	52
PORT-G (NID = 12H).....	54
S/PDIF TRANSMIT	55
S/PDIF TX 1 (NID = 04H)	56
S/PDIF OUT (NID = 0FH)	58
ANCILLARY FUNCTIONS.....	59
BEEP (NID = 14H)	59
AUDIO FUNCTION GROUP (NID = 01H).....	59
UNSOLICITED RESPONSES	62
GENERATING UNSOLICITED RESPONSES	62
PRIORITY QUEUING	62
IN-QUEUE-UPDATE.....	62
UNSOLICITED RESPONSE TYPES	64
SF = UNSOLICITED RESPONSE STATUS FLAG	64
UF = UNSOLICITED RESPONSE UPDATE FLAG.....	64
EF = UNSOLICITED RESPONSE EVENT FLAG.....	64
UNSOLICITED RESPONSE DEFINITIONS	65
DETAILED VERB DESCRIPTIONS	69
ROOT NODE (NID = 00H)	69
AUDIO FUNCTION GROUP (NID = 01H)	71
FUNCTION RESET VERB.....	71
GET PARAMETER VERB	71
POWER STATE VERB.....	73
UNSOLICITED RESPONSE VERB.....	73
GPIO DATA VERB	74
GPIO ENABLE MASK VERB.....	74
GPIO DIRECTION VERB	74
GPIO WAKE ENABLE MASK VERB	74
GPIO UNSOLICITED ENABLE MASK VERB	75
GPIO STICKY MASK VERB	75
IMPLEMENTATION ID / SUBSYSTEM ID VERB.....	75
VMID CONTROL VERB (VENDOR SPECIFIC)	76
GPIO AUTOMATIC CONTROL VERB (VENDOR-SPECIFIC)	76
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC)	76
ADC1 AUDIO INPUT CONVERTER WIDGET (NID = 02H).....	79
STREAM FORMAT VERB	79
GET PARAMETER VERB	80
GET CONNECTION LIST ENTRY VERB.....	81
PROCESSING STATE VERB	82
POWER STATE VERB.....	82
CONVERTER STREAM, CHANNEL VERB	82
UNSOLICITED RESPONSE VERB	83
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC)	83
CHANNEL COPY VERB (VENDOR-SPECIFIC)	83
MIC1 AUDIO INPUT CONVERTER WIDGET (NID = 03H).....	85
STREAM FORMAT VERB	85
GET PARAMETER VERB	86
GET CONNECTION LIST ENTRY VERB.....	87
PROCESSING STATE VERB	88

POWER STATE VERB.....	88
CONVERTER STREAM, CHANNEL VERB	88
UNSOLICITED RESPONSE VERB.....	89
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC).....	89
CHANNEL COPY VERB (VENDOR-SPECIFIC)	89
S/PDIF TX 1 AUDIO OUTPUT CONVERTER WIDGET (NID = 04H).....	91
STREAM FORMAT VERB.....	91
GET PARAMETER VERB	92
CONVERTER STREAM, CHANNEL VERB	94
UNSOLICITED RESPONSE VERB.....	94
S/PDIF CONVERTER CONTROL VERB	95
INTERNAL PATH VERB (VENDOR-SPECIFIC)	96
TX CHANNEL STATUS CONTROL VERB (VENDOR-SPECIFIC)	97
CHANNEL STATUS DATA PACKING CONFIGURATION VERB (VENDOR-SPECIFIC)	97
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC).....	98
RESERVED (NID = 05H)	99
DAC1 AUDIO OUTPUT CONVERTER WIDGET (NID = 06H).....	101
STREAM FORMAT VERB.....	101
AMPLIFIER GAIN/MUTE VERB	102
GET PARAMETER VERB	103
POWER STATE VERB.....	104
CONVERTER STREAM, CHANNEL VERB	104
UNSOLICITED RESPONSE VERB.....	105
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC).....	105
DAC2 AUDIO OUTPUT CONVERTER WIDGET (NID = 07H).....	107
STREAM FORMAT VERB.....	107
AMPLIFIER GAIN/MUTE VERB	108
GET PARAMETER VERB	109
POWER STATE VERB.....	110
CONVERTER STREAM, CHANNEL VERB	110
UNSOLICITED RESPONSE VERB.....	111
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC).....	111
RESERVED (NID = 08H)	113
MIC1 MUX SELECTOR WIDGET (NID = 09H).....	115
GET PARAMETER VERB	115
CONNECTION SELECT CONTROL VERB	115
GET CONNECTION LIST ENTRY VERB.....	116
PGA1 SELECTOR WIDGET (NID = 0AH)	117
AMPLIFIER GAIN/MUTE VERB	117
GET PARAMETER VERB	118
GET CONNECTION LIST ENTRY VERB.....	118
PGA CONTROL VERB (VENDOR-SPECIFIC)	119
PGA2 SELECTOR WIDGET (NID = 0BH)	121
AMPLIFIER GAIN/MUTE VERB	121
GET PARAMETER VERB	122
GET CONNECTION LIST ENTRY VERB.....	122
PGA CONTROL VERB (VENDOR-SPECIFIC)	123
PORT-E PIN COMPLEX WIDGET (NID = 0CH)	125
GET PARAMETER VERB	125
PIN WIDGET CONTROL VERB	126
UNSOLICITED RESPONSE VERB.....	126
PIN SENSE VERB.....	126
EAPD/BTL VERB.....	126
CONFIGURATION DEFAULT VERB.....	127
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC).....	129

AUTO-MUTE CONTROL VERB (VENDOR-SPECIFIC).....	129
PORT-B PIN COMPLEX WIDGET (NID = 0DH)	131
AMPLIFIER GAIN/MUTE VERB	131
GET PARAMETER VERB	132
PIN WIDGET CONTROL VERB	133
UNSOLICITED RESPONSE VERB.....	133
PIN SENSE VERB.....	133
EAPD/BTL VERB.....	134
CONFIGURATION DEFAULT VERB.....	134
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC).....	136
DIFFERENTIAL VERB (VENDOR-SPECIFIC).....	136
AUTO-MUTE CONTROL VERB (VENDOR-SPECIFIC).....	136
PORT-D PIN COMPLEX WIDGET (NID = 0EH)	139
AMPLIFIER GAIN/MUTE VERB	139
GET PARAMETER VERB	140
PIN WIDGET CONTROL VERB	141
CONFIGURATION DEFAULT VERB.....	141
S/PDIF OUT PIN COMPLEX WIDGET (NID = 0FH)	145
GET PARAMETER VERB	145
GET CONNECTION LIST ENTRY VERB.....	146
PIN WIDGET CONTROL VERB	146
UNSOLICITED RESPONSE VERB.....	146
PIN SENSE VERB.....	147
CONFIGURATION DEFAULT VERB.....	147
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC).....	149
RESERVED (NID = 10H)	151
CONFIGURATION DEFAULT VERB.....	151
PORT-A PIN COMPLEX WIDGET (NID = 11H).....	153
GET PARAMETER VERB	153
GET CONNECTION LIST ENTRY VERB.....	154
PIN WIDGET CONTROL VERB	154
UNSOLICITED RESPONSE VERB.....	154
PIN SENSE VERB.....	155
CONFIGURATION DEFAULT VERB.....	155
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC).....	157
PORT-G PIN COMPLEX WIDGET (NID = 12H)	159
GET PARAMETER VERB	159
GET CONNECTION LIST ENTRY VERB.....	160
PIN WIDGET CONTROL VERB	160
UNSOLICITED RESPONSE VERB.....	160
PIN SENSE VERB.....	160
CONFIGURATION DEFAULT VERB.....	161
UNSOLICITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC).....	163
RESERVED (NID = 13H)	165
CONFIGURATION DEFAULT VERB.....	165
BEEP GENERATOR WIDGET (NID = 14H)	167
AMPLIFIER GAIN/MUTE VERB	167
GET PARAMETER VERB	168
BEEP GENERATION VERB.....	168
BEEP MASK SELECTION VERB (VENDOR SPECIFIC)	169
MIC2 AUDIO INPUT CONVERTER WIDGET (NID = 15H).....	171
STREAM FORMAT VERB	171
GET PARAMETER VERB	172
GET CONNECTION LIST ENTRY VERB.....	173
PROCESSING STATE VERB	173

CONVERTER STREAM, CHANNEL VERB	174
UNSOLOITED RESPONSE VERB.....	174
UNSOLOITED RESPONSE PRIORITY CONTROL VERB (VENDOR-SPECIFIC).....	174
CHANNEL COPY VERB (VENDOR-SPECIFIC)	175
PORT-H PIN COMPLEX WIDGET (NID = 16H)	177
AMPLIFIER GAIN/MUTE VERB	177
GET PARAMETER VERB	178
GET CONNECTION LIST ENTRY VERB.....	179
PIN WIDGET CONTROL VERB	179
CONFIGURATION DEFAULT VERB.....	180
RESERVED (NID = 17H)	183
APPLICATIONS INFORMATION.....	184
RECOMMENDED EXTERNAL COMPONENTS.....	184
REQUIRED JACK DETECT COMPONENTS	185
PACKAGE DIMENSIONS.....	186
IMPORTANT NOTICE	187
REVISION HISTORY	188

PIN CONFIGURATION



ORDERING INFORMATION

ORDER CODE	TEMPERATURE RANGE	PACKAGE	MOISTURE SENSITIVITY LEVEL	PEAK SOLDERING TEMPERATURE
WM8860GEFL/V	-40°C to +85°C	48-pin QFN (Pb-free)	MSL3	260°C
WM8860GEFL/RV	-40°C to +85°C	48-pin QFN (Pb-free, tape and reel)	MSL3	260°C

Note:

Reel quantity = 2200

PIN DESCRIPTION

PIN NO	NAME	TYPE	DESCRIPTION
1	VIN1LP	Analogue input	Left channel 1 positive input
2	VIN1LN	Analogue input	Left channel 1 negative input
3	VIN1RP	Analogue input	Right channel 1 positive input
4	VIN1RN	Analogue input	Right channel 1 negative input
5	VIN2LP	Analogue input	Left channel 2 positive input
6	VIN2LN	Analogue input	Left channel 2 negative input
7	VIN2RP	Analogue input	Right channel 2 positive input
8	VIN2RN	Analogue input	Right channel 2 negative input
9	MICBIAS	Analogue output	Microphone bias output
10	GPIO1	Digital input / output	General purpose digital input/output 1
11	GPIO2	Digital input / output	General purpose digital input/output 2
12	DGND	Supply input	Digital ground (return for DBVDD and DCVDD)
13	/RESET	Digital input	Global reset (active low)
14	SYNC	Digital input	HDA frame sync, 48kHz
15	SDO	Digital input	Serial data output from HDA controller
16	BCLK	Digital input	HDA Link bit clock, 24MHz
17	SDI	Digital input / output	Serial data input to HDA controller
18	SPDIFOUT	Digital output	S/PDIF output
19	DBVDD	Supply input	Digital buffer supply input
20	DGND	Supply input	Digital ground (return for DBVDD and DCVDD)
21	DCVDD	Supply input	Digital core supply input
22	DMICCLK	Digital output	Digital microphone clock output
23	DMICDAT1	Digital input	Digital microphone data input 1
24	DMICDAT2	Digital input / output	Digital microphone data input 2
25	DNC		Reserved - Do not connect
26	DNC		Reserved - Do not connect
27	DNC		Reserved - Do not connect
28	DNC		Reserved - Do not connect
29	VOUT2RN	Analogue output	Right channel 2 negative output
30	VOUT2RP	Analogue output	Right channel 2 positive output
31	VOUT2LN	Analogue output	Left channel 2 negative output
32	VOUT2LP	Analogue output	Left channel 2 positive output
33	VOUT1R	Analogue output	Right channel 1 output
34	VOUT1L	Analogue output	Left channel 1 output
35	HPVSS	Supply output	Charge pump negative supply decoupling point
36	HPVDD	Supply output	Charge pump positive supply decoupling point
37	CFB2	Analogue output	Charge pump flyback capacitor pin 2
38	HPGND	Supply input	Charge pump ground (return path for HPVDD and HPVSS)
39	CFB1	Analogue output	Charge pump flyback capacitor pin 1
40	CPCAP	Supply output	Internally generated regulated charge pump supply decoupling point
41	CPVDD	Supply input	Charge pump supply input
42	AGND	Supply input	Analogue ground (return path for AVDD and CPVDD)
43	AVDD	Supply input	Analogue supply input
44	VREFP	Analogue output	Analogue positive reference decoupling point
45	VMID	Analogue output	Midrail voltage decoupling point
46	VREFN	Analogue output	Analogue negative reference decoupling point
47	JACKDET1	Analogue output	Jack detect sense 1
48	JACKDET2	Analogue output	Jack detect sense 2

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Cirrus Logic tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.

MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

The Moisture Sensitivity Level for each package type is specified in Ordering Information.

CONDITION	MIN	MAX
Analogue supply voltage (AVDD)	-0.3V	+7V
Charge pump supply voltage (CPVDD)	-0.3V	+7V
Digital core supply voltage (DCVDD)	-0.3V	+2.5V
Digital buffer supply voltage (DBVDD)	-0.3V	+7V
Voltage range digital inputs	DGND -0.3V	DBVDD +0.3V
Voltage range analogue inputs	AGND -0.3V	AVDD +0.3V
Operating temperature range, T _A	-40°C	+85°C
Junction temperature, T _{JMAX}	-40°C	+150°C
Storage temperature after soldering	-65°C	+150°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
CODEC Power Supplies					
Digital core supply range	DCVDD	1.62	1.8	1.98	V
Digital buffer supply range	DBVDD	2.97	3.3	3.63	V
Analogue supply range	AVDD	4.5	5.0	5.25	V
Charge pump supply range	CPVDD	4.5	5.0	5.25	V
Ground	DGND, AGND, HPGND		0		V

Notes:

1. Analogue and digital grounds must always be within 0.3V of each other.
2. All digital and analogue supplies are completely independent from each other (i.e. not internally connected).

THERMAL PERFORMANCE

Thermal analysis should be performed in the intended application to prevent the WM8860 from exceeding maximum junction temperature. Several contributing factors affect thermal performance most notably the physical properties of the mechanical enclosure, location of the device on the PCB in relation to surrounding components and the number of PCB layers. Connecting the GND paddle through thermal vias and into a large ground plane will aid heat extraction.

Three main heat transfer paths exist to surrounding air as illustrated below in Figure 1:

- Package top to air (radiation).
- Package bottom to PCB (radiation).
- Package leads & paddle to PCB (conduction).




Figure 1 Heat Transfer Paths

The temperature rise T_R is given by $T_R = P_D * \Theta_{JA}$

- P_D is the power dissipated in the device.
- Θ_{JA} is the thermal resistance from the junction of the die to the ambient temperature and is therefore a measure of heat transfer from the die to surrounding air. Θ_{JA} is determined with reference to JEDEC standard JESD51-9.







The junction temperature T_J is given by $T_J = T_A + T_R$, where T_A is the ambient temperature.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Operating temperature range	T_A	-40		85	°C
Operating junction temperature	T_J	-40		125	°C
Thermal Resistance	Θ_{JA}		29		°C/W

ELECTRICAL CHARACTERISTICS




Test Conditions

AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, $T_A = +25^\circ\text{C}$, 1kHz signal, $f_s = 48\text{kHz}$, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Analogue Input 1 (VIN1LP, VIN1LN, VIN1RP, VIN1RN)							
Maximum Differential Input Signal Level	$V_{\text{INDIFF(max)}}$	0dB gain			2.25 x AVDD/5		V_{RMS}
Maximum Single-ended Input Signal Level	$V_{\text{INSE(max)}}$	0dB gain			1.6 x AVDD/5		V_{RMS}
Input impedance	Z_{IN}	-12dB gain			42		$\text{k}\Omega$
		0dB gain			27		$\text{k}\Omega$
		+12dB gain			9		$\text{k}\Omega$
Common Mode Rejection Ratio	CMRR	20Hz to 20kHz			55		dB
Minimum PGA Gain Setting					-12		dB
Maximum PGA Gain Setting					+12		dB
PGA Gain Step Size		Guaranteed monotonic			0.5		dB

Test Conditions


AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, $T_A = +25^\circ\text{C}$, 1kHz signal, $f_s = 48\text{kHz}$, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Analogue Input 2 (VIN2LP, VIN2LN, VIN2RP, VIN2RN)							
Maximum Differential Input Signal Level	$V_{\text{INDIFF}(\text{max})}$	0dB gain			2.25 x AVDD/5		V_{RMS}
Maximum Single-ended Input Signal Level	$V_{\text{INSE}(\text{max})}$	0dB gain			1.1 x AVDD/5		V_{RMS}
Input impedance	Z_{IN}	Single-ended or Differential (Inverting)			10		$\text{k}\Omega$
		Differential (Non-inverting)			120		$\text{k}\Omega$
Common Mode Rejection Ratio	CMRR	20Hz to 20kHz			65		dB
Microphone Preamp Gain Options					0 10 20 30		dB
Minimum PGA Gain Setting					-12		dB
Maximum PGA Gain Setting					+12		dB
PGA Gain Step Size		Guaranteed monotonic			0.5		dB

Test Conditions


AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, $T_A = +25^\circ\text{C}$, 1kHz signal, $f_s = 48\text{kHz}$, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADC1 Performance						
Signal to Noise Ratio	SNR	Unweighted		102		dB
		A-weighted	100	105		dB
		A-weighted $f_s=96\text{kHz}$		105		dB
Dynamic Range	DNR	A-weighted -60dBFS		105		dB
Total Harmonic Distortion	THD	-1dBFS		-95	-90	dB
		-1dBFS $f_s=96\text{kHz}$		-95		dB
Channel Separation		1kHz		86		dB
		20Hz to 20kHz		86		dB
Channel Level Matching		0dBFS		0.1		dB
Channel Phase Deviation				0.01		°
Power Supply Rejection Ratio	PSRR	1kHz, 100mVpp on AVDD		90		dB
		20Hz to 20kHz, 100mVpp on AVDD		70		dB



Test Conditions

AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, $T_A = +25^\circ\text{C}$, 1kHz signal, $\text{fs} = 48\text{kHz}$, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
ADC2 Performance								
Signal to Noise Ratio	SNR	Unweighted			100		dB	
		A-weighted		95	103		dB	
		A-weighted $\text{fs}=96\text{kHz}$			103		dB	
Dynamic Range	DNR	A-weighted -60dBFS			103		dB	
Total Harmonic Distortion	THD	-1dBFS			-95	-90	dB	
Channel Separation		1kHz			87		dB	
		20Hz to 20kHz			84		dB	
Channel Level Matching		0dBFS			0.1		dB	
Channel Phase Deviation					0.01		°	
Power Supply Rejection Ratio	PSRR	1kHz, 100mVpp on AVDD			90		dB	
		20Hz to 20kHz, 100mVpp on AVDD			70		dB	

Test Conditions

AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, $T_A = +25^\circ\text{C}$, 1kHz signal, $\text{fs} = 48\text{kHz}$, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Microphone Bias Generator							
Output Voltage		VRefEn[2:0] = 001			0.5x AVDD		V
		VRefEn[2:0] = 100			0.8x AVDD		V
Current Source Capability						2.5	mA
Power Supply Rejection Ratio	PSRR	1kHz, 100mVpp on AVDD			100		dB
		20Hz to 20kHz, 100mVpp on AVDD			88		dB





Test Conditions

AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, TA = +25°C, 1kHz signal, fs = 48kHz, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Digital Microphone Interface						
Digital Microphone Clock Frequencies			1.024 1.4112 2.048 2.8224 3.072			MHz
Signal to Noise Ratio	SNR		96			dB
Minimum Digital Gain Setting			-12			dB
Maximum Digital Gain Setting			+32			dB
Digital Gain Step Size			0.5			dB

Test Conditions


AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, $T_A = +25^\circ\text{C}$, 1kHz signal, $f_s = 48\text{kHz}$, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Analogue Output 1 (VOUT1L, VOUT1R)							
Full Scale Output Signal Level	V_{OUT}	$R_L = 1\text{k}\Omega$ to $47\text{k}\Omega$ H-Phn Enable = 0				$2 \times \text{AVDD}/5$	V_{RMS}
		$R_L = 16\Omega$ to $1\text{k}\Omega$ H-Phn Enable = 1				$0.8 \times \text{AVDD}/5$	V_{RMS}
Maximum Rated Output Power	$P_{\text{OUT}(\text{max})}$	$R_L = 16\Omega$				40	mW
Load Impedance	R_L			16		47k	Ω
Load Capacitance	C_L					1	nF
DC Offset		Measured between VOUT1L/R and AGND with path fully enabled but no signal playing		-1	0	+1	mV
Analogue Output 2 (VOUT2L, VOUT2LN, VOUT2RP, VOUT2RN)							
Differential Full Scale Output Signal Level	V_{OUT}	$R_L = 5\text{k}\Omega$ to $47\text{k}\Omega$				$2 \times \text{AVDD}/5$	V_{RMS}
Single-ended Full Scale Output Signal Level	V_{OUT}	$R_L = 5\text{k}\Omega$ to $47\text{k}\Omega$				$1 \times \text{AVDD}/5$	V_{RMS}
Load Impedance	R_L			5		47	kΩ
Load Capacitance	C_L					1	nF

Test Conditions




AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, TA = +25°C, 1kHz signal, fs = 48kHz, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
DAC1 Path Performance (VOUT1L and VOUT1R into 10kΩ Line Load)								
Signal to Noise Ratio	SNR	Unweighted			105		dB	
		A-weighted		100	108		dB	
		A-weighted fs=96kHz			108		dB	
Out of Band Signal to Noise Ratio (0.6fs to 150kHz)	OBSNR	Fs > 11.025kHz			80		dB	
		Fs <= 11.025kHz			75		dB	
Dynamic Range	DNR	A-weighted -60dBFS			108		dB	
Total Harmonic Distortion	THD	0dBFS			-96	-85	dB	
		0dBFS fs=96kHz			-96	-85	dB	
Channel Separation		1kHz			115		dB	
		20Hz to 20kHz			110		dB	
Channel Level Matching		0dBFS			0.1		dB	
Channel Phase Deviation					0.01		°	
AVDD Power Supply Rejection Ratio	AVDD PSRR	1kHz, 100mVpp on AVDD			51		dB	
		20Hz to 20kHz, 100mVpp on AVDD			50		dB	
CPVDD Power Supply Rejection Ratio	CPVDD PSRR	1kHz, 100mVpp on CPVDD			86		dB	
		20Hz to 20kHz, 100mVpp on CPVDD			75		dB	





Test Conditions

AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, $T_A = +25^\circ\text{C}$, 1kHz signal, $f_s = 48\text{kHz}$, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
DAC1 Path Performance (VOUT1L and VOUT1R into 16Ω Headphone Load)							
Total Harmonic Distortion	THD	$P_{\text{OUT}} = 30\text{mW}$ $R_L = 16\Omega$			-80	-73	dB
		$P_{\text{OUT}} = 10\text{mW}$ $R_L = 300\Omega$		0.01			%
	Idle Channel Noise	$R_L = 16\Omega$ A-weighted		90	98		dBV
					12.26		μV_{rms}
Channel Separation		$R_L = 16\Omega$ 1kHz			85		dB
		$R_L = 16\Omega$ 20Hz to 20kHz			72		dB

Test Conditions

AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, $T_A = +25^\circ\text{C}$, 1kHz signal, $f_s = 48\text{kHz}$, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
DAC2 Path Performance (VOUT2LP, VOUT2LN, VOUT2RP and VOUT2N into 10kΩ Line Load)								
Signal to Noise Ratio	SNR	Unweighted			103		dB	
		A-weighted		100	106		dB	
		A-weighted $f_s=96\text{kHz}$			106		dB	
Out of Band Signal to Noise Ratio (0.6fs to 150kHz)	OBSNR	$f_s > 11.025\text{kHz}$			80		dB	
		$f_s \leq 11.025\text{kHz}$			75		dB	
Dynamic Range	DNR	A-weighted -60dBFS			106		dB	
		0dBFS			-92		dB	
		0dBFS $f_s=96\text{kHz}$			-92		dB	
Channel Separation		20Hz to 20kHz			102		dB	
Channel Level Matching		0dBFS			0.1		dB	
Channel Phase Deviation					0.01		°	
AVDD Power Supply Rejection Ratio	AVDD PSRR	1kHz, 100mVpp on AVDD			75		dB	
		20Hz to 20kHz, 100mVpp on AVDD		55			dB	

Test Conditions

AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, TA = +25°C, 1kHz signal, fs = 48kHz, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
S/PDIF Transmitter Specification						
Output Signal Logic High	V _{OH(S/PDIF)}		0.9 * DBVDD			V
Output Signal Logic Low	V _{OL(S/PDIF)}				0.1 * DBVDD	V
Output Current Source/Sink Capability		DBVDD = 1.8V	7			mA
		DBVDD = 3.63V	15			mA
Output Sample Rate Tolerance		Includes maximum reference clock error of ±0.025% as allowed by HDA Specification			1000	ppm
			-0.1		+0.1	%
Output Sample Rate Support			32 44.1 48 88.2 96 176.4 192			kHz

Test Conditions

AVDD = CPVDD = 5V, DBVDD = 3.3V, DCVDD = 1.8V, TA = +25°C, 1kHz signal, fs = 48kHz, 24-bit data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Analogue References						
Positive Voltage Reference	VREFP			0.9 * AVDD		V
Negative Voltage Reference	VREFN			0.1 * AVDD		V
Midrail Voltage Reference	VMID			0.5 * AVDD		V
Charge Pump Cap Level	CPCAP			3.15		V
Midrail Voltage Resistance	R _{VMID}	AVDD to VMID or VMID to AGND VMID_SEL[1:0]=00		12.5		kΩ
		AVDD to VMID or VMID to AGND VMID_SEL[1:0]=01		75		kΩ
		AVDD to VMID or VMID to AGND VMID_SEL[1:0]=10		37.5		kΩ
		AVDD to VMID or VMID to AGND VMID_SEL[1:0]=11		375		kΩ
Digital Input / Output						
Input High Level	V _{IH}		0.65 * DBVDD			V
Input Low Level	V _{IL}			0.35 * DBVDD		V
Output High Level	V _{OH}		0.9 * DBVDD			V
Output Low Level	V _{OL}			0.1 * DBVDD		V
Input Capacitance				7.5	pF	
Input Leakage			-0.1	+0.1		µA

TERMINOLOGY

1. Signal-to-Noise Ratio (dB) – SNR is a measure of the difference in level between the full scale output signal and the output with no input signal applied.
2. Total Harmonic Distortion (dB) – THD is the level of the rms value of the sum of harmonic distortion products relative to the amplitude of the applied input signal.
3. Total Harmonic Distortion plus Noise (dB) – THD+N is the level of the rms value of the sum of harmonic distortion products plus noise in the specified bandwidth relative to the amplitude of the applied input signal.
4. Crosstalk (L/R) (dB) – left-to-right and right-to-left channel crosstalk is the measured signal level in the idle channel at the test signal frequency relative to the signal level at the output of the active channel. The active channel is configured and supplied with an appropriate input signal to drive a full scale output, with signal measured at the output of the associated idle channel. For example, measured signal level on the output of the idle right channel with a full scale signal level at the output of the active left channel.
5. Multi-Path Channel Separation (dB) – is the measured signal level in the idle path at the test signal frequency relative to the signal level at the output of the active path. The active path is configured and supplied with an appropriate input signal to drive a full scale output, with signal measured at the output of the specified idle path.
6. All performance measurements carried out with 20kHz low pass filter, and where noted an A-weighted filter. Failure to use such a filter will result in higher THD and lower SNR readings than are found in the Electrical Characteristics. The low pass filter removes out of band noise; although it is not audible it may affect dynamic specification values.
7. Mute Attenuation – This is a measure of the difference in level between the full scale output signal and the output with mute applied.
8. Channel Level Matching (dB) – the difference in output level between channels in a stereo pair.
9. Channel Phase Deviation (Degrees) – the difference in phase between channels in a stereo pair.
10. Idle Channel Noise (dBV) – absolute rms measurement of the noise floor over the 20Hz to 20kHz band.

TYPICAL POWER CONSUMPTION

Test Conditions

AVDD = CPVDD = 5V, DCVDD = DBVDD = 1.8V, TA = +25°C, fs = 48kHz, 24-bit data unless otherwise stated.


PARAMETER	TEST CONDITIONS	AVDD (mA)	CPVDD (mA)	DBVDD (mA)	DCVDD (mA)
Render paths					
Headphone playback only	DAC1 & AFG D0, stream enabled RL=47kΩ, quiescent	26.1	8.1	<0.1	9.1
Headphone playback & line output	DAC1, DAC2 & AFG D0, stream enabled RL=47kΩ, quiescent	36.7	8.1	<0.1	10.2
Stereo line output only	DAC2 & AFG D0, stream enabled RL=47kΩ, quiescent	23.3	0.0	<0.1	9.0
Capture paths					
Line record only	ADC1 & AFG D0, stream enabled quiescent	46.2	0.0	0.1	9.3
Analogue microphone record only	ADC1 & AFG D0, stream enabled quiescent	53.8	0.0	0.1	9.3
Combination paths					
Headphone playback & microphone record	ADC1, DAC1 & AFG D0, stream enabled quiescent	62.9	8.1	0.1	13.0
All blocks enabled	All blocks D0	96.2	8.1	0.1	14.7
All blocks disabled	All blocks D3 ^(Note 1) , BCLK stopped	12.3	0.0	<0.1	2.4
All blocks disabled, lowest power mode	Vendor-specific D4 ^(Note 2) , BCLK stopped	0.0	0.0	0.0	2.4

Notes:

1. D3 state allows for jack detect events to issue wake command to enable the system to wake-up
2. D4 state powers down all analogue circuit blocks. CODEC can no longer generate wakes, but can be woken up using the HD Link and initialised normally without the need for a power cycle.

SIGNAL TIMING REQUIREMENTS

Signal timing requirements are as defined in the High Definition Audio Specification Revision 1.0, section 6.2.3.1. This section of the specification is repeated here for completeness.



Test Conditions

$DBVDD=3.3V$, $AVDD=CPVDD=5V$, $DCVDD=1.8V$, $T_A=+25^\circ C$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Period of BCLK including jitter	T_{cyc}	41.163	41.67	42.171	ns
High phase of BCLK	T_{high}	17.5			ns
Low phase of BCLK	T_{low}	17.5			ns
BCLK jitter			150	500	ps
Time after rising edge of BCLK that SDI becomes valid	T_{tco}	3		11	ns
Setup for SDO at both rising and falling edge of BCLK	T_{su}	5			ns
Hold for SDO at both rising and falling edge of BCLK	T_h	5			ns

Table 1 High Definition Audio Link I/O Signal Timing

Notes:

1. Measurement points are as defined in the High Definition Audio Specification Revision 1.0 at either $0.35 \cdot DBVDD$, $0.5 \cdot DBVDD$ or $0.65 \cdot DBVDD$ as appropriate
2. Period specification for BCLK is the long term average frequency measured over 1ms. BCLK has a 100ppm tolerance in the High Definition Audio Architecture
3. 42/58% is the worst case BCLK duty cycle at the WM8860
4. The WM8860 meets the timing requirements with the slew rate of the inputs in the range of 1V/ns to 3V/ns