



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## Multi-Channel Audio Hub CODEC for Smartphones

### DESCRIPTION

The WM8958<sup>[1]</sup> is a highly integrated ultra-low power hi-fi CODEC designed for smartphones and other portable devices rich in multimedia features.

An integrated stereo class D/AB speaker driver and class W headphone driver minimize power consumption during audio playback.

The device requires only two voltage supplies, with all other internal supply rails generated from integrated LDOs.

Stereo full duplex asynchronous sample rate conversion and multi-channel digital mixing combined with powerful analogue mixing allow the device to support a huge range of different architectures and use cases.

A multiband compressor and programmable parametric EQ provide volume maximisation and speaker compensation in the digital playback paths. The dynamic range controller can be used in record or playback paths for maintaining a constant signal level, maximizing loudness and protecting speakers against overloading and clipping.

A smart digital microphone interface provides power regulation, a low jitter clock output and decimation filters for up to four digital microphones. Microphone activity detection with interrupt is available. Impedance sensing and measurement is provided for external accessory / push-button detection.


Fully differential internal architecture and on-chip RF noise filters ensure a very high degree of noise immunity. Active ground loop noise rejection and DC offset correction help prevent pop noise and suppress ground noise on the headphone outputs.

### FEATURES

- 24-bit 4-channel hi-fi DAC and 2-channel hi-fi ADC
- 100dB SNR during DAC playback ('A' weighted)
- Smart MIC interface
  - Power, clocking and data input for up to four digital MICs
  - High performance analogue MIC interface
  - MIC activity detect & interrupt allows processor to sleep
  - Impedance sensing for accessory / push-button detection
- 2W stereo (2 x 2W) class D/AB speaker driver
- Capless Class W headphone drivers
  - Integrated charge pump
  - 5.3mW total power for DAC playback to headphones
- 4 Line outputs (single-ended or differential)
- BTL Earpiece driver
- Digital audio interfaces for multi-processor architecture
  - Asynchronous stereo duplex sample rate conversion
  - Powerful mixing and digital loopback functions
- ReTune™ Mobile 5-band, 6-channel parametric EQ
- Multiband compressor and dynamic range controller
- Dual FLL provides all necessary clocks
  - Self-clocking modes allow processor to sleep
  - All standard sample rates from 8kHz to 96kHz
- Active noise reduction circuits
  - DC offset correction removes pops and clicks
  - Ground loop noise cancellation
- Integrated LDO regulators
- 72-ball W-CSP package (4.516 x 4.258 x 0.698mm)

### APPLICATIONS

- Smartphones and music phones
- Portable navigation
- Tablets
- eBooks
- Portable Media Players



## TABLE OF CONTENTS

<b>DESCRIPTION</b> .....	<b>1</b>
<b>FEATURES</b> .....	<b>1</b>
<b>APPLICATIONS</b> .....	<b>1</b>
<b>TABLE OF CONTENTS</b> .....	<b>2</b>
<b>BLOCK DIAGRAM</b> .....	<b>7</b>
<b>PIN CONFIGURATION</b> .....	<b>8</b>
<b>ORDERING INFORMATION</b> .....	<b>8</b>
<b>PIN DESCRIPTION</b> .....	<b>9</b>
<b>ABSOLUTE MAXIMUM RATINGS</b> .....	<b>12</b>
<b>RECOMMENDED OPERATING CONDITIONS</b> .....	<b>13</b>
<b>THERMAL PERFORMANCE</b> .....	<b>14</b>
<b>ELECTRICAL CHARACTERISTICS</b> .....	<b>15</b>
INPUT SIGNAL LEVEL .....	15
INPUT PIN RESISTANCE.....	16
PROGRAMMABLE GAINS.....	18
OUTPUT DRIVER CHARACTERISTICS .....	19
ADC INPUT PATH PERFORMANCE.....	20
DAC OUTPUT PATH PERFORMANCE.....	21
BYPASS PATH PERFORMANCE.....	24
MULTI-PATH CROSSTALK .....	26
DIGITAL INPUT / OUTPUT .....	28
DIGITAL FILTER CHARACTERISTICS .....	28
MICROPHONE BIAS CHARACTERISTICS.....	29
MISCELLANEOUS CHARACTERISTICS .....	30
TERMINOLOGY.....	31
<b>TYPICAL PERFORMANCE</b> .....	<b>32</b>
TYPICAL POWER CONSUMPTION .....	32
TYPICAL SIGNAL LATENCY.....	33
SPEAKER DRIVER PERFORMANCE .....	34
<b>SIGNAL TIMING REQUIREMENTS</b> .....	<b>35</b>
SYSTEM CLOCKS & FREQUENCY LOCKED LOOP (FLL).....	35
AUDIO INTERFACE TIMING .....	36
DIGITAL MICROPHONE (DMIC) INTERFACE TIMING.....	36
DIGITAL AUDIO INTERFACE - MASTER MODE .....	37
DIGITAL AUDIO INTERFACE - SLAVE MODE.....	38
DIGITAL AUDIO INTERFACE - TDM MODE .....	39
CONTROL INTERFACE TIMING .....	40
<b>DEVICE DESCRIPTION</b> .....	<b>41</b>
INTRODUCTION.....	41
ANALOGUE INPUT SIGNAL PATH .....	43
MICROPHONE INPUTS .....	44
MICROPHONE BIAS CONTROL .....	44
MICROPHONE ACCESSORY DETECT .....	46
LINE AND VOICE CODEC INPUTS .....	46
INPUT PGA ENABLE .....	47
INPUT PGA CONFIGURATION .....	48
INPUT PGA VOLUME CONTROL.....	49
INPUT MIXER ENABLE.....	52
INPUT MIXER CONFIGURATION AND VOLUME CONTROL .....	52
DIGITAL MICROPHONE INTERFACE .....	56
DIGITAL PULL-UP AND PULL-DOWN.....	59

<b>ANALOGUE TO DIGITAL CONVERTER (ADC)</b> .....	<b>59</b>
ADC CLOCKING CONTROL .....	60
<b>DIGITAL CORE ARCHITECTURE</b> .....	<b>61</b>
<b>DIGITAL MIXING</b> .....	<b>63</b>
AUDIO INTERFACE 1 (AIF1) OUTPUT MIXING .....	64
DIGITAL SIDETONE MIXING .....	65
DIGITAL SIDETONE VOLUME AND FILTER CONTROL .....	65
DAC OUTPUT DIGITAL MIXING .....	67
AUDIO INTERFACE 2 (AIF2) DIGITAL MIXING .....	68
ULTRASONIC (4FS) AIF OUTPUT MODE .....	69
<b>MULTIBAND COMPRESSOR (MBC)</b> .....	<b>70</b>
RMS LIMITER .....	71
MBC CLOCKING CONTROL .....	71
MBC CONTROL SEQUENCES .....	72
<b>DYNAMIC RANGE CONTROL (DRC)</b> .....	<b>75</b>
DRC COMPRESSION / EXPANSION / LIMITING .....	76
GAIN LIMITS .....	78
DYNAMIC CHARACTERISTICS .....	79
ANTI-CLIP CONTROL .....	79
QUICK RELEASE CONTROL .....	79
SIGNAL ACTIVITY DETECT .....	79
DRC REGISTER CONTROLS .....	80
<b>RETUNE™ MOBILE PARAMETRIC EQUALIZER (EQ)</b> .....	<b>89</b>
DEFAULT MODE (5-BAND PARAMETRIC EQ) .....	90
RETUNE™ MOBILE MODE .....	92
EQ FILTER CHARACTERISTICS .....	93
<b>3D STEREO EXPANSION</b> .....	<b>94</b>
<b>DIGITAL VOLUME AND FILTER CONTROL</b> .....	<b>95</b>
AIF1 - OUTPUT PATH VOLUME CONTROL .....	95
AIF1 - OUTPUT PATH HIGH PASS FILTER .....	97
AIF1 - INPUT PATH VOLUME CONTROL .....	99
AIF1 - INPUT PATH SOFT MUTE CONTROL .....	102
AIF1 - INPUT PATH NOISE GATE CONTROL .....	103
AIF1 - INPUT PATH MONO MIX CONTROL .....	104
AIF2 - OUTPUT PATH VOLUME CONTROL .....	104
AIF2 - OUTPUT PATH HIGH PASS FILTER .....	105
AIF2 - INPUT PATH VOLUME CONTROL .....	106
AIF2 - INPUT PATH SOFT MUTE CONTROL .....	106
AIF2 - INPUT PATH NOISE GATE CONTROL .....	107
AIF2 - INPUT PATH MONO MIX CONTROL .....	108
<b>DIGITAL TO ANALOGUE CONVERTER (DAC)</b> .....	<b>109</b>
DAC CLOCKING CONTROL .....	109
DAC DIGITAL VOLUME .....	111
DAC SOFT MUTE AND SOFT UN-MUTE .....	114
<b>ANALOGUE OUTPUT SIGNAL PATH</b> .....	<b>116</b>
OUTPUT SIGNAL PATHS ENABLE .....	117
HEADPHONE SIGNAL PATHS ENABLE .....	119
OUTPUT MIXER CONTROL .....	121
SPEAKER MIXER CONTROL .....	125
OUTPUT SIGNAL PATH VOLUME CONTROL .....	128
SPEAKER BOOST MIXER .....	133
EARPIECE DRIVER MIXER .....	133
LINE OUTPUT MIXERS .....	134



CHARGE PUMP .....	138
DC SERVO .....	140
DC SERVO ENABLE AND START-UP .....	140
DC SERVO ACTIVE MODES .....	142
GPIO / INTERRUPT OUTPUTS FROM DC SERVO .....	143
ANALOGUE OUTPUTS .....	144
SPEAKER OUTPUT CONFIGURATIONS .....	144
HEADPHONE OUTPUT CONFIGURATIONS .....	147
EARPIECE DRIVER OUTPUT CONFIGURATIONS .....	148
LINE OUTPUT CONFIGURATIONS .....	148
EXTERNAL ACCESSORY DETECTION .....	151
ACCESSORY DETECTION WITH LOW FREQUENCY SYSCLK .....	155
GENERAL PURPOSE INPUT/OUTPUT .....	156
GPIO CONTROL .....	156
GPIO FUNCTION SELECT .....	157
BUTTON DETECT (GPIO INPUT) .....	159
LOGIC '1' AND LOGIC '0' OUTPUT (GPIO OUTPUT) .....	159
INTERRUPT (IRQ) STATUS OUTPUT .....	159
OVER-TEMPERATURE DETECTION .....	159
MICROPHONE ACCESSORY STATUS DETECTION .....	160
FREQUENCY LOCKED LOOP (FLL) LOCK STATUS OUTPUT .....	160
SAMPLE RATE CONVERTER (SRC) LOCK STATUS OUTPUT .....	160
DYNAMIC RANGE CONTROL (DRC) SIGNAL ACTIVITY DETECTION .....	161
CONTROL WRITE SEQUENCER STATUS DETECTION .....	163
DIGITAL CORE FIFO ERROR STATUS DETECTION .....	163
OPCLK CLOCK OUTPUT .....	163
FLL CLOCK OUTPUT .....	164
INTERRUPTS .....	165
DIGITAL AUDIO INTERFACE .....	170
MASTER AND SLAVE MODE OPERATION .....	171
OPERATION WITH TDM .....	171
AUDIO DATA FORMATS (NORMAL MODE) .....	172
AUDIO DATA FORMATS (TDM MODE) .....	175
DIGITAL AUDIO INTERFACE CONTROL .....	178
AIF1 - MASTER / SLAVE AND TRI-STATE CONTROL .....	178
AIF1 - SIGNAL PATH ENABLE .....	179
AIF1 - BCLK AND LRCLK CONTROL .....	179
AIF1 - DIGITAL AUDIO DATA CONTROL .....	182
AIF1 - MONO MODE .....	183
AIF1 - COMPANDING .....	184
AIF1 - LOOPBACK .....	186
AIF1 - DIGITAL PULL-UP AND PULL-DOWN .....	186
AIF2 - MASTER / SLAVE AND TRI-STATE CONTROL .....	187
AIF2 - SIGNAL PATH ENABLE .....	188
AIF2 - BCLK AND LRCLK CONTROL .....	188
AIF2 - DIGITAL AUDIO DATA CONTROL .....	191
AIF2 - MONO MODE .....	193
AIF2 - COMPANDING .....	193
AIF2 - LOOPBACK .....	193
AIF2 - DIGITAL PULL-UP AND PULL-DOWN .....	194
AIF3 - SIGNAL PATH CONFIGURATION AND TRI-STATE CONTROL .....	195
AIF3 - BCLK AND LRCLK CONTROL .....	197
AIF3 - DIGITAL AUDIO DATA CONTROL .....	198
AIF3 - COMPANDING .....	199
AIF3 - LOOPBACK .....	199

<b>CLOCKING AND SAMPLE RATES</b> .....	<b>200</b>
AIF1CLK ENABLE .....	201
AIF1 CLOCKING CONFIGURATION .....	202
AIF2CLK ENABLE .....	204
AIF2 CLOCKING CONFIGURATION .....	204
MISCELLANEOUS CLOCK CONTROLS .....	206
BCLK AND LRCLK CONTROL .....	209
CONTROL INTERFACE CLOCKING .....	211
FREQUENCY LOCKED LOOP (FLL) .....	211
FREE-RUNNING FLL CLOCK.....	217
GPIO OUTPUTS FROM FLL .....	218
EXAMPLE FLL CALCULATION.....	219
EXAMPLE FLL SETTINGS.....	220
<b>SAMPLE RATE CONVERSION</b> .....	<b>221</b>
SAMPLE RATE CONVERTER 1 (SRC1) .....	221
SAMPLE RATE CONVERTER 2 (SRC2) .....	221
SAMPLE RATE CONVERTER RESTRICTIONS .....	221
SAMPLE RATE CONVERTER CONFIGURATION ERROR INDICATION .....	222
<b>CONTROL INTERFACE</b> .....	<b>224</b>
<b>CONTROL WRITE SEQUENCER</b> .....	<b>227</b>
INITIATING A SEQUENCE.....	227
PROGRAMMING A SEQUENCE .....	228
DEFAULT SEQUENCES .....	230
<b>POP SUPPRESSION CONTROL</b> .....	<b>237</b>
DISABLED LINE OUTPUT CONTROL.....	237
LINE OUTPUT DISCHARGE CONTROL .....	238
VMID REFERENCE DISCHARGE CONTROL.....	238
INPUT VMID CLAMPS .....	238
<b>LDO REGULATORS</b> .....	<b>239</b>
<b>REFERENCE VOLTAGES AND MASTER BIAS</b> .....	<b>241</b>
<b>POWER MANAGEMENT</b> .....	<b>243</b>
<b>THERMAL SHUTDOWN</b> .....	<b>248</b>
<b>POWER ON RESET</b> .....	<b>249</b>
<b>QUICK START-UP AND SHUTDOWN</b> .....	<b>251</b>
<b>SOFTWARE RESET AND DEVICE ID</b> .....	<b>252</b>
<b>REGISTER MAP</b> .....	<b>253</b>
REGISTER BITS BY ADDRESS .....	265
<b>APPLICATIONS INFORMATION</b> .....	<b>360</b>
<b>RECOMMENDED EXTERNAL COMPONENTS</b> .....	<b>360</b>
AUDIO INPUT PATHS.....	360
HEADPHONE OUTPUT PATH.....	361
EARPIECE DRIVER OUTPUT PATH.....	362
LINE OUTPUT PATHS .....	362
POWER SUPPLY DECOUPLING .....	363
CHARGE PUMP COMPONENTS .....	364
MICROPHONE BIAS CIRCUIT .....	364
EXTERNAL ACCESSORY DETECTION COMPONENTS.....	366
CLASS D SPEAKER CONNECTIONS .....	367
RECOMMENDED EXTERNAL COMPONENTS DIAGRAM .....	368
<b>DIGITAL AUDIO INTERFACE CLOCKING CONFIGURATIONS</b> .....	<b>370</b>
<b>PCB LAYOUT CONSIDERATIONS</b> .....	<b>373</b>
CLASS D LOUDSPEAKER CONNECTION .....	373


---

<b>PACKAGE DIMENSIONS</b> .....	<b>374</b>
<b>IMPORTANT NOTICE</b> .....	<b>375</b>
ADDRESS: .....	375
<b>REVISION HISTORY</b> .....	<b>376</b>





**PIN CONFIGURATION**



TOP VIEW – WM8958

**ORDERING INFORMATION**

ORDER CODE	TEMPERATURE RANGE	PACKAGE	MOISTURE SENSITIVITY LEVEL	PEAK SOLDERING TEMPERATURE
WM8958ECS/R	-40°C to +85°C	72-ball W-CSP (Pb-free, Tape and reel)	MSL1	260°C

**Note:**

Reel quantity = 5000

## PIN DESCRIPTION

A description of each pin on the WM8958 is provided below.

Note that a table detailing the associated power domain for every input and output pin is provided on the following page.

Note that, where multiple pins share a common name, these pins should be tied together on the PCB.

PIN NO	NAME	TYPE	DESCRIPTION
F1	ADCDAT1	Digital Output	Audio interface 1 ADC digital audio data
F4	ADCDAT2	Digital Output	Audio interface 2 ADC digital audio data
D3	ADDR	Digital Input	2-wire (I2C) address select
D7, E6	AGND	Supply	Analogue ground (Return path for AVDD1, AVDD2 and LDO1VDD)
D8	AVDD1	Supply / Analogue Output	Analogue core supply / LDO1 Output
D9	AVDD2	Supply	Bandgap reference, analogue class D and FLL supply
F2	BCLK1	Digital Input / Output	Audio interface 1 bit clock
G3	BCLK2	Digital Input / Output	Audio interface 2 bit clock
G8	CPCA	Analogue Output	Charge pump fly-back capacitor pin
H8	CPCB	Analogue Output	Charge pump fly-back capacitor pin
H9	CPGND	Supply	Charge pump ground (Return path for CPVDD)
G9	CPVDD	Supply	Charge pump supply
H7	CPVOUTN	Analogue Output	Charge pump negative supply decoupling pin (HPOUT1L, HPOUT1R)
G7	CPVOUTP	Analogue Output	Charge pump positive supply decoupling pin (HPOUT1L, HPOUT1R)
G1	DACDAT1	Digital Input	Audio interface 1 DAC digital audio data
E4	DACDAT2	Digital Input	Audio interface 2 DAC digital audio data
D1	DBVDD1	Supply	Digital buffer (I/O) supply (core functions and Audio Interface 1)
F3	DBVDD2	Supply	Digital buffer (I/O) supply (for Audio Interface 2)
H5	DBVDD3	Supply	Digital buffer (I/O) supply (for Audio Interface 3)
E2	DCVDD	Supply / Analogue Output	Digital core supply / LDO2 output
G5	DGND	Supply	Digital ground (Return path for DCVDD, DBVDD1, DBVDD2, DBVDD3)
D6	DMICCLK	Digital Output	Digital MIC clock output
H1	GPIO1/ ADCLRCLK1	Digital Input / Output	General Purpose pin GPIO 1 / Audio interface 1 ADC left / right clock
F5	GPIO10/ LRCLK3	Digital Input / Output	General Purpose pin GPIO 10 / Audio interface 3 left / right clock
E5	GPIO11/ BCLK3	Digital Input / Output	General Purpose pin GPIO 11 / Audio interface 3 bit clock
H3	GPIO6/ ADCLRCLK2	Digital Input / Output	General Purpose pin GPIO 6 / Audio interface 2 ADC left / right clock
G4	GPIO8/ DACDAT3	Digital Input / Output	General Purpose pin GPIO 8 / Audio interface 3 DAC digital audio data
H4	GPIO9/ ADCDAT3	Digital Input / Output	General Purpose pin GPIO 9 / Audio interface 3 ADC digital audio data
F7	HP2GND	Supply	Analogue ground
G6	HPOUT1FB	Analogue Input	HPOUT1L and HPOUT1R ground loop noise rejection feedback
H6	HPOUT1L	Analogue Output	Left headphone output
F6	HPOUT1R	Analogue Output	Right headphone output
F9	HPOUT2N	Analogue Output	Earpiece speaker inverted output
F8	HPOUT2P	Analogue Output	Earpiece speaker non-inverted output
C7	IN1LN	Analogue Input	Left channel single-ended MIC input / Left channel negative differential MIC input
C8	IN1LP	Analogue Input	Left channel line input / Left channel positive differential MIC input

PIN NO	NAME	TYPE	DESCRIPTION
B7	IN1RN	Analogue Input	Right channel single-ended MIC input / Right channel negative differential MIC input
C6	IN1RP	Analogue Input	Right channel line input / Right channel positive differential MIC input
B9	IN2LN/ DMICDAT1	Analogue Input / Digital Input	Left channel line input / Left channel negative differential MIC input / Digital MIC data input 1
B8	IN2LP/VRXN	Analogue Input	Left channel line input / Left channel positive differential MIC input / Mono differential negative input (RXVOICE -)
A8	IN2RN/ DMICDAT2	Analogue Input / Digital Input	Right channel line input / Right channel negative differential MIC input / Digital MIC data input 2
A9	IN2RP/VRXP	Analogue Input	Left channel line input / Left channel positive differential MIC input / Mono differential positive input (RXVOICE +)
C3	LDO1ENA	Digital Input	Enable pin for LDO1
E8	LDO1VDD	Supply	Supply for LDO1
D5	LDO2ENA	Digital Input	Enable pin for LDO2
C5	LINEOUT1N	Analogue Output	Negative mono line output / Positive left or right line output
B5	LINEOUT1P	Analogue Output	Positive mono line output / Positive left line output
C4	LINEOUT2N	Analogue Output	Negative mono line output / Positive left or right line output
B4	LINEOUT2P	Analogue Output	Positive mono line output / Positive left line output
A6	LINEOUTFB	Analogue Input	Line output ground loop noise rejection feedback
D4	LRCLK1	Digital Input / Output	Audio interface 1 left / right clock
H2	LRCLK2	Digital Input / Output	Audio interface 2 left / right clock
E1	MCLK1	Digital Input	Master clock 1
D2	MCLK2	Digital Input	Master clock 2
A7	MICBIAS1	Analogue Output	Microphone bias 1
B6	MICBIAS2	Analogue Output	Microphone bias 2
E9	MICDET	Analogue Input	Microphone & accessory sense input
A5	REFGND	Supply	Analogue ground
E3	SCLK	Digital Input	Control interface clock input
G2	SDA	Digital Input / Output	Control interface data input and output / acknowledge output
A1	SPKGND1	Supply	Ground for speaker driver (Return path for SPKVDD1)
C1	SPKGND2	Supply	Ground for speaker driver (Return path for SPKVDD2)
A4	SPKMODE	Digital Input	Mono / Stereo speaker mode select
B3	SPKOUTLN	Analogue Output	Left speaker negative output
A3	SPKOUTLP	Analogue Output	Left speaker positive output
B1	SPKOUTRN	Analogue Output	Right speaker negative output
B2	SPKOUTRP	Analogue Output	Right speaker positive output
A2	SPKVDD1	Supply	Supply for speaker driver 1 (Left channel)
C2	SPKVDD2	Supply	Supply for speaker driver 2 (Right channel)
C9	VMIDC	Analogue Output	Midrail voltage decoupling capacitor
E7	VREFC	Analogue Output	Bandgap reference decoupling capacitor

The following table identifies the power domain and ground reference associated with each of the input / output pins.

PIN NO	NAME	POWER DOMAIN	GROUND DOMAIN
F1	ADCDAT1	DBVDD1	DGND
F4	ADCDAT2	DBVDD2	DGND
D3	ADDR	DBVDD1	DGND
F2	BCLK1	DBVDD1	DGND
G3	BCLK2	DBVDD2	DGND
G1	DACDAT1	DBVDD1	DGND
E4	DACDAT2	DBVDD2	DGND
D6	DMICCLK	MICBIAS1	AGND
H1	GPIO1/ADCLRCLK1	DBVDD1	DGND
H3	GPIO6/ADCLRCLK2	DBVDD2	DGND
G4	GPIO8/DACDAT3	DBVDD3	DGND
H4	GPIO9/ADCDAT3	DBVDD3	DGND
F5	GPIO10/LRCLK3	DBVDD3	DGND
E5	GPIO11/BCLK3	DBVDD3	DGND
H6	HPOUT1L	CPVOUTP, CPVOUTN	CPGND
F6	HPOUT1R	CPVOUTP, CPVOUTN	CPGND
F9	HPOUT2N	AVDD1	HP2GND
F8	HPOUT2P	AVDD1	HP2GND
C7	IN1LN	AVDD1	AGND
C8	IN1LP	AVDD1	AGND
B7	IN1RN	AVDD1	AGND
C6	IN1RP	AVDD1	AGND
B9	IN2LN/DMICDAT1	AVDD1 (IN2LN) or MICBIAS1 (DMICDAT1)	AGND
B8	IN2LP/VRXN	AVDD1	AGND
A8	IN2RN/DMICDAT2	AVDD1 (IN2RN) or MICBIAS1 (DMICDAT2)	AGND (IN2RN) or DGND (DMICDAT2)
A9	IN2RP/VRXP	AVDD1	AGND
C3	LDO1ENA	DBVDD1	DGND
D5	LDO2ENA	DBVDD1	DGND
C5	LINEOUT1N	AVDD1	AGND
B5	LINEOUT1P	AVDD1	AGND
C4	LINEOUT2N	AVDD1	AGND
B4	LINEOUT2P	AVDD1	AGND
D4	LRCLK1	DBVDD1	DGND
H2	LRCLK2	DBVDD2	DGND
E1	MCLK1	DBVDD1	DGND
D2	MCLK2	DBVDD1	DGND
E9	MICDET	MICBIAS2	AGND
E3	SCLK	DBVDD1	DGND
G2	SDA	DBVDD1	DGND
A4	SPKMODE	DBVDD1	DGND
B3	SPKOUTLN	SPKVDD1	SPKGND1
A3	SPKOUTLP	SPKVDD1	SPKGND1
B1	SPKOUTRN	SPKVDD2	SPKGND2
B2	SPKOUTRP	SPKVDD2	SPKGND2

## ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Wolfson tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.

MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

The Moisture Sensitivity Level for each package type is specified in Ordering Information.

CONDITION	MIN	MAX
Supply voltages (AVDD1, DBVDD2, DBVDD3)	-0.3V	+4.5V
Supply voltages (AVDD2, DCVDD, DBVDD1)	-0.3V	+2.5V
Supply voltages (CPVDD)	-0.3V	+2.2V
Supply voltages (SPKVDD1, SPKVDD2, LDO1VDD)	-0.3V	+7.0V
Voltage range digital inputs (DBVDD1 domain)	AGND - 0.3V	DBVDD1 + 0.3V
Voltage range digital inputs (DBVDD2 domain)	AGND - 0.3V	DBVDD2 + 0.3V
Voltage range digital inputs (DBVDD3 domain)	AGND - 0.3V	DBVDD3 + 0.3V
Voltage range digital inputs (DMICDATn)	AGND - 0.3V	AVDD1 + 0.3V
Voltage range analogue inputs (AVDD1 domain)	AGND - 0.3V	AVDD1 + 0.3V
Voltage range analogue inputs (MICDET, LINEOUTFB)	AGND - 0.3V	AVDD1 + 0.3V
Voltage range analogue inputs (HPOUT1FB)	AGND - 0.3V	AGND + 0.3V
Ground (DGND, CPGND, SPKGND1, SPKGND2, REFGND, HP2GND)	AGND - 0.3V	AGND + 0.3V
Operating temperature range, T <sub>A</sub>	-40°C	+85°C
Junction temperature, T <sub>JMAX</sub>	-40°C	+150°C
Storage temperature after soldering	-65°C	+150°C

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Digital supply range (Core) See notes 7, 8	DCVDD	1.08	1.2	2.0	V
Digital supply range (I/O)	DBVDD1	1.62	1.8	2.0	V
Digital supply range (I/O)	DBVDD2, DBVDD3	1.62	1.8	3.6	V
Analogue supply 1 range See notes 3, 4, 5, 6	AVDD1	2.4	3.0	3.3	V
Analogue supply 2 range	AVDD2	1.71	1.8	2.0	V
Charge Pump supply range	CPVDD	1.71	1.8	2.0	V
Speaker supply range	SPKVDD1, SPKVDD2	2.7	5.0	5.5	V
LDO1 supply range	LDO1VDD	2.7	5.0	5.5	V
Ground	DGND, AGND, CPGND, SPKGND1, SPKGND2, REFGND, HP2GND		0		V
Power supply rise time See notes 9, 10, 11	All supplies	1			µs
Operating temperature range	T <sub>A</sub>	-40		85	°C

### Notes:

- Analogue, digital and speaker grounds must always be within 0.3V of AGND.
- There is no power sequencing requirement; the supplies may be enabled in any order.
- AVDD1 must be less than or equal to SPKVDD1 and SPKVDD2.
- An internal LDO (powered by LDO1VDD) can be used to provide the AVDD1 supply.
- When AVDD1 is supplied externally (not from LDO1), the LDO1VDD voltage must be greater than or equal to AVDD1.
- The WM8958 can operate with AVDD1 tied to 0V; power consumption may be reduced, but the analogue audio functions will not be supported.
- An internal LDO (powered by DBVDD1) can be used to provide the DCVDD supply.
- When DCVDD is supplied externally (not from LDO2), the DBVDD1 voltage must be greater than or equal to DCVDD.
- DCVDD and AVDD1 minimum rise times do not apply when these domains are powered using the internal LDOs.
- The specified minimum power supply rise times assume a minimum decoupling capacitance of 100nF per pin. However, Wolfson strongly advises that the recommended decoupling capacitors are present on the PCB and that appropriate layout guidelines are observed (see "Applications Information" section).
- The specified minimum power supply rise times also assume a maximum PCB inductance of 10nH between decoupling capacitor and pin.




## THERMAL PERFORMANCE

Thermal analysis should be performed in the intended application to prevent the WM8958 from exceeding maximum junction temperature. Several contributing factors affect thermal performance most notably the physical properties of the mechanical enclosure, location of the device on the PCB in relation to surrounding components and the number of PCB layers. Connecting the GND balls through thermal vias and into a large ground plane will aid heat extraction.

Three main heat transfer paths exist to surrounding air as illustrated below in Figure 1:

- Package top to air (radiation).
- Package bottom to PCB (radiation).
- Package balls to PCB (conduction).



**Figure 1 Heat Transfer Paths**

The temperature rise  $T_R$  is given by  $T_R = P_D * \Theta_{JA}$

- $P_D$  is the power dissipated in the device.
- $\Theta_{JA}$  is the thermal resistance from the junction of the die to the ambient temperature and is therefore a measure of heat transfer from the die to surrounding air.  $\Theta_{JA}$  is determined with reference to JEDEC standard JESD51-9.

The junction temperature  $T_J$  is given by  $T_J = T_A + T_R$ , where  $T_A$  is the ambient temperature.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Operating temperature range	$T_A$	-40		85	°C
Operating junction temperature	$T_J$	-40		125	°C
Thermal Resistance	$\Theta_{JA}$		48		°C/W

**Note:**

Junction temperature is a function of ambient temperature and of the device operating conditions. The ambient temperature limits and junction temperature limits must both be observed.





## ELECTRICAL CHARACTERISTICS

### INPUT SIGNAL LEVEL

#### Test Conditions

AVDD1 = 3.0V.

With the exception of the condition(s) noted above, the following electrical characteristics are valid across the full range of recommended operating conditions.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
A1	Full-Scale PGA Input Signal Level  See notes 1, 2, 3 and 4	Single-ended PGA input	IN1LN, IN2LN, IN1RN or IN2RN 		1.0 0		Vrms dBV
		Differential PGA input	IN1LN, IN2LN, IN1RN or IN2RN IN1LP, IN2LP, IN1RP or IN2RP 		1.0 0		Vrms dBV
A2	Full-Scale Line Input Signal Level  See notes 1, 2, 3 and 4	Single-ended Line input to MIXINL/R, SPKMIXL/R or MIXOUTL/R mixers	IN1LP, IN2LN, IN2LP, IN1RP, IN2RN or IN2RP 		1.0 0		Vrms dBV
		Differential mono line input on VRXP/VRXN to RXVOICE or Direct Voice paths to speaker outputs or earpiece output	RXVOICE or Direct Voice paths VXRN, VXP, VXR 		1.0 0		Vrms dBV

#### Notes:

1. The full-scale input signal level changes in proportion with AVDD1. It is calculated as AVDD1/3.0.
2. When mixing line inputs, input PGA outputs and DAC outputs the total signal must not exceed 1.0Vrms (0dBV).
3. A 1.0Vrms differential signal equates to 0.5Vrms/-6dBV per input.
4. A sinusoidal input signal is assumed.

### INPUT PIN RESISTANCE

**Test Conditions**

T<sub>A</sub> = +25°C.




With the exception of the condition(s) noted above, the following electrical characteristics are valid across the full range of recommended operating conditions.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
B1	PGA Input Resistance Differential Mode	Gain = -16.5dB (INnx_VOL=00h)			53		kΩ
	See note 5	Gain = 0dB (INnx_VOL=0Bh)			25		kΩ
	See "Applications Information" for details of Input resistance at all PGA Gain settings.	Gain = +30dB (INnx_VOL=1Fh)			1.3		kΩ
B2	PGA Input Resistance Single-Ended Mode	Gain = -16.5dB (INnx_VOL=00h)			58		kΩ
	See note 5	Gain = 0dB (INnx_VOL=0Bh)			36		kΩ
	See "Applications Information" for details of Input resistance at all PGA Gain settings.	Gain = +30dB (INnx_VOL=1Fh)			2.5		kΩ
B3	Line Input Resistance See note 5	IN1LP to MIXINL, or IN1RP to MIXINR Gain = -12dB (IN1xP_MIXINx_VOL=001)			56		kΩ
		IN1LP to MIXINL, or IN1RP to MIXINR Gain = 0dB (IN1xP_MIXINx_VOL=101)			17		kΩ
		IN1LP to MIXINL, or IN1RP to MIXINR Gain = +6dB (IN1xP_MIXINx_VOL=111)			9.8		kΩ
		IN1LP to MIXINL, or IN1RP to MIXINR Gain = +15dB (IN1xP_MIXINx_VOL=111, IN1xP_MIXINx_BOOST=1)			3.7		kΩ
		IN1LP to SPKMIXL, or IN1RP to SPKMIXR (SPKATTN = -12dB)			89		kΩ
		IN1LP to SPKMIXL, or IN1RP to SPKMIXR (SPKATTN = 0dB)			27		kΩ
		IN2LN, IN2RN, IN2LP or IN2RP to MIXOUTL or MIXOUTR Gain = -9dB (*MIXOUTx_VOL=011)			43		kΩ
		IN2LN, IN2RN, IN2LP or IN2RP to MIXOUTL or MIXOUTR Gain = 0dB (*MIXOUTx_VOL=000)			18		kΩ

**Test Conditions**

$T_A = +25^\circ\text{C}$ .

With the exception of the condition(s) noted above, the following electrical characteristics are valid across the full range of recommended operating conditions.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	RXVOICE to MIXINL or MIXINR Gain = -12dB (IN2LRP_MIXINx_VOL=001) 		48		k $\Omega$
	RXVOICE to MIXINL or MIXINR Gain = 0dB (IN2LRP_MIXINx_VOL=101)		12		k $\Omega$
	RXVOICE to MIXINL or MIXINR Gain = +6dB (IN2LRP_MIXINx_VOL=111)		6.0		k $\Omega$
	Direct Voice to Earpiece Gain = -6dB (HPOUT2_VOL=1) 		20		k $\Omega$
	Direct Voice to Earpiece Gain = 0dB (HPOUT2_VOL=0)		10		k $\Omega$
	Direct Voice to Speaker Gain = 0dB (SPKOUTx_BOOST=000) 		170		k $\Omega$
	Direct Voice to Speaker Gain = +6dB (SPKOUTx_BOOST=100)		85		k $\Omega$
	Direct Voice to Speaker Gain = +9dB (SPKOUTx_BOOST=110)		60		k $\Omega$
	Direct Voice to Speaker Gain = +12dB (SPKOUTx_BOOST=111)		43		k $\Omega$

**Note 5:** Input resistance will be seen in parallel with the resistance of other enabled input paths from the same pins

## PROGRAMMABLE GAINS

### Test Conditions

The following electrical characteristics are valid across the full range of recommended operating conditions.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Input PGAs (IN1L, IN2L, IN1R and IN2R)</b>						
C1	Minimum Programmable Gain	Guaranteed monotonic		-16.5		dB
C2	Maximum Programmable Gain			+30		dB
C3	Programmable Gain Step Size			1.5		dB
<b>Input Mixers (MIXINL and MIXINR)</b>						
C6	Minimum Programmable Gain	Input PGA signal paths		0		dB
C7	Maximum Programmable Gain			+30		dB
C8	Programmable Gain Step Size			30		dB
C9	Minimum Programmable Gain	Direct IN1xP input signal paths (Note the available gain settings are -12, -9, -6, -3, 0, +3, +6, +15dB)		-12		dB
C10	Maximum Programmable Gain			+15		dB
C11	Programmable Gain Step Size			3		dB
	Minimum Programmable Gain	MIXOUTx Record signal paths		-12		dB
	Maximum Programmable Gain			+6		dB
	Programmable Gain Step Size			3		dB
C12	Minimum Programmable Gain	RXVOICE (VRXP-VRXN) signal paths		-12		dB
C13	Maximum Programmable Gain			+6		dB
C14	Programmable Gain Step Size			3		dB
<b>Output Mixers (MIXOUTL and MIXOUTR)</b>						
C17	Minimum Programmable Gain			-9		dB
C18	Maximum Programmable Gain			0		dB
C19	Programmable Gain Step Size			3		dB
<b>Speaker Mixers (SPKMIXL and SPKMIXR)</b>						
C21	Minimum Programmable Gain			-15		dB
C22	Maximum Programmable Gain			0		dB
C23	Programmable Gain Step Size			3		dB
<b>Output PGAs (HPOUT1LVOL, HPOUT1RVOL, MIXOUTLVOL, MIXOUTRVOL, SPKLVOL and SPKRVOL)</b>						
C25	Minimum Programmable Gain	Guaranteed monotonic		-57		dB
C26	Maximum Programmable Gain			+6		dB
C27	Programmable Gain Step Size			1		dB
<b>Line Output Drivers (LINEOUT1NMIX, LINEOUT1PMIX, LINEOUT2NMIX and LINEOUT2PMIX)</b>						
C29	Minimum Programmable Gain			-6		dB
C30	Maximum Programmable Gain			0		dB
C31	Programmable Gain Step Size			6		dB
<b>Earpiece Driver (HPOUT2MIX)</b>						
C33	Minimum Programmable Gain			-6		dB
C34	Maximum Programmable Gain			0		dB
C35	Programmable Gain Step Size			6		dB
<b>Speaker Output Drivers (SPKOUTLBOOST and SPKOUTRBOOST)</b>						
C38	Minimum Programmable Gain	(Note the available gain settings are 0, +1.5, +3, +4.5, +6, +7.5, +9, +12dB)		0		dB
C39	Maximum Programmable Gain			+12		dB
C40	Programmable Gain Step Size			1.5		dB

## OUTPUT DRIVER CHARACTERISTICS

### Test Conditions

The following electrical characteristics are valid across the full range of recommended operating conditions.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Line Output Driver (LINEOUT1P, LINEOUT1N, LINEOUT2P, LINEOUT2N)</b>						
	Load resistance		2			k $\Omega$
	Load capacitance	Direct connection			100	pF
		Connection via 1k $\Omega$ series resistor			2000	
	Output discharge resistance	LINEOUTn_DISCH=1, VROI=0		8		k $\Omega$
		LINEOUTn_DISCH=1, VROI=1, LINEOUTn_ENA=0		500		$\Omega$
<b>Headphone Output Driver (HPOUT1L, HPOUT1R)</b>						
	Load resistance	Normal operation	15			$\Omega$
		Device survival with load applied indefinitely (see note 6)	100			m $\Omega$
	Load capacitance				2	nF
	DC offset across load	DC Servo complete		TBD		mV
<b>Earpiece Output Driver (HPOUT2L, HPOUT2R)</b>						
	Load resistance		15			$\Omega$
	Load capacitance	Direct connection			200	pF
	DC offset across load			$\pm 5$		mV
<b>Speaker Output Driver (SPKOUTLP, SPKOUTLN, SPKOUTRP, SPKOUTRN)</b>						
	Load resistance	Stereo Mode (SPKMODE=0), Class AB	8			$\Omega$
		Stereo Mode (SPKMODE=0), Class D	4			
		Mono Mode (SPKMODE=1)	4			
	Load capacitance				TBD	pF
	DC offset across load			$\pm 5$		mV
	SPKVDD leakage current	Sum of I <sub>SPKVDD1</sub> + I <sub>SPKVDD2</sub>		1		$\mu$ A





**Note 6:** In typical applications, the PCB trace resistance, jack contact resistance and ESR of any series passive components (eg. inductor or ferrite bead) are sufficient to provide this minimum resistance; additional series components are not required.



### ADC INPUT PATH PERFORMANCE

**Test Conditions**

AVDD1=3.0V (powered from LDO1), DCVDD=1.2V (powered from LDO2), AVDD2=DBVDD1=DBVDD2=DBVDD3=CPVDD=1.8V, LDO1VDD=SPKVDD1=SPKVDD2=5V, DGND=AGND=CPGND=SPKGND1=SPKGND2=HP2GND=0V, T<sub>A</sub> = +25°C, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
D1	<b>Line Inputs to ADC via MIXINL and MIXINR</b>						
	SNR	A-weighted		94		dB	
	THD	-1dBV input		-83		dB	
	THD+N	-1dBV input		-81		dB	
	Channel Separation (L/R)			100		dB	
PSRR (all supplies)	100mV (pk-pk) 217Hz	73			dB		
D2	<b>Record Path (DACs to ADCs via MIXINL and MIXINR)</b>						
	SNR	A-weighted		92		dB	
	THD	-1dBFS input		-74		dB	
	THD+N	-1dBFS input		-72		dB	
Channel Separation (L/R)		95			dB		
D3	<b>Input PGAs to ADC via MIXINL or MIXINR</b>						
	SNR	A-weighted		84	95		dB
	THD	-1dBV input		-82	-72	dB	
	THD+N	-1dBV input		-80	-70	dB	
	Channel Separation (L/R)			100		dB	
PSRR (AVDD1)	100mV (pk-pk) 217Hz	97			dB		
D4	<b>RXVOICE to ADCL or ADCR</b>						
	SNR	A-weighted		94		dB	
	THD	-1dBV input		-84		dB	
THD+N	-1dBV input	-82			dB		

### DAC OUTPUT PATH PERFORMANCE

**Test Conditions**

AVDD1=3.0V (powered from LDO1), DCVDD=1.2V (powered from LDO2), AVDD2=DBVDD1=DBVDD2=DBVDD3=CPVDD=1.8V, LDO1VDD=SPKVDD1=SPKVDD2=5V, DGND=AGND=CPGND=SPKGND1=SPKGND2=HP2GND=0V, T<sub>A</sub> = +25°C, 1kHz sinusoidal signal, f<sub>s</sub> = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
E1	<b>DAC to Single-Ended Line Output (Load = 10kΩ // 50pF)</b>						
	SNR	A-weighted		93		dB	
	THD	0dBFS input		-75		dB	
	THD+N	0dBFS input		-73		dB	
	Channel Separation (L/R)			70		dB	
	PSRR (all supplies)	100mV (pk-pk) 217Hz		36		dB	
LINEOUTFB rejection	LINEOUTn_FB=1, 100mV (pk-pk) 217Hz	38			dB		
E2	<b>DAC to Differential Line Output (Load = 10kΩ // 50pF)</b>						
	SNR	A-weighted		97		dB	
	THD	0dBFS input		-76		dB	
	THD+N	0dBFS input		-75		dB	
	Channel Separation (L/R)			90		dB	
PSRR (all supplies)	100mV (pk-pk) 217Hz	51			dB		
E5	<b>DAC to Headphone on HPOUT1L or HPOUT1R (Load = 32Ω)</b>						
	SNR (A-weighted)	DAC_OS128=1		100		dB	
		DAC_OS128=0		97		dB	
	THD	P <sub>O</sub> =20mW		-74		dB	
	THD+N	P <sub>O</sub> =20mW		-72		dB	
	THD	P <sub>O</sub> =5mW		-76		dB	
	THD+N	P <sub>O</sub> =5mW		-74		dB	
	Channel Separation (L/R)			95		dB	
	PSRR (all supplies)	100mV (pk-pk) 217Hz		51		dB	
HPOUT1FB rejection	100mV (pk-pk) 217Hz	29			dB		
E6	<b>DAC to Headphone on HPOUT1L or HPOUT1R (Load = 16Ω)</b>						
	SNR (A-weighted)	DAC_OS128=1		90	100		dB
		DAC_OS128=0		97		dB	
	THD	P <sub>O</sub> =20mW		-82		dB	
	THD+N	P <sub>O</sub> =20mW		-80		dB	
	THD	P <sub>O</sub> =5mW		-83	-73	dB	
	THD+N	P <sub>O</sub> =5mW		-81	-71	dB	
	Channel Separation (L/R)			95		dB	
	PSRR (all supplies)	100mV (pk-pk) 217Hz		51		dB	
HPOUT1FB rejection	100mV (pk-pk) 217Hz	29			dB		

**Test Conditions**

AVDD1=3.0V (powered from LDO1), DCVDD=1.2V (powered from LDO2), AVDD2=DBVDD1=DBVDD2=DBVDD3=CPVDD=1.8V, LDO1VDD=SPKVDD1=SPKVDD2=5V, DGND=AGND=CPGND=SPKGND1=SPKGND2=HP2GND=0V, T<sub>A</sub> = +25°C, 1kHz sinusoidal signal, f<sub>s</sub> = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
E9	<b>DAC to Earpiece Driver (Load = 16Ω BTL)</b>						
	SNR	A-weighted		97		dB	
	THD	P <sub>O</sub> =50mW		-71		dB	
	THD+N	P <sub>O</sub> =50mW		-69		dB	
	PSRR (all supplies)	100mV (pk-pk) 217Hz		51		dB	
E12	<b>DAC to Speaker Outputs (Load = 8Ω + 22μH BTL, Stereo Mode) Class D Mode, +12dB boost (SPKOUTx_BOOST = 111)</b>						
	SNR	A-weighted		85	94	dB	
	THD	P <sub>O</sub> =0.5W			-65	dB	
	THD+N	P <sub>O</sub> =0.5W			-63	-53	dB
	THD	P <sub>O</sub> =1.0W			-70		dB
	THD+N	P <sub>O</sub> =1.0W			-68		dB
	PSRR (all supplies)	100mV (pk-pk) 217Hz			43		dB
	Channel Separation (L/R)				80		dB
	<b>DAC to Speaker Outputs (Load = 8Ω + 22μH BTL, Stereo Mode) Class AB Mode, +12dB boost (SPKOUTx_BOOST = 111)</b>						
	SNR	A-weighted			96		dB
	THD	P <sub>O</sub> =0.5W			-67		dB
	THD+N	P <sub>O</sub> =0.5W			-65		dB
	THD	P <sub>O</sub> =1.0W			-64		dB
	THD+N	P <sub>O</sub> =1.0W			-62		dB
	PSRR (all supplies)	100mV (pk-pk) 217Hz			43		dB
Channel Separation (L/R)				80		dB	
<b>DAC to Speaker Outputs (Load = 4Ω + 22μH BTL, Stereo Mode) Class D Mode, +12dB boost (SPKOUTx_BOOST = 111)</b>							
SNR	A-weighted			93		dB	
THD	P <sub>O</sub> =0.5W					dB	
THD+N	P <sub>O</sub> =0.5W			-63		dB	
THD	P <sub>O</sub> =1.0W					dB	
THD+N	P <sub>O</sub> =1.0W			-63		dB	
THD	P <sub>O</sub> =2.0W					dB	
THD+N	P <sub>O</sub> =2.0W			-66		dB	
PSRR (all supplies)	100mV (pk-pk) 217Hz					dB	
Channel Separation (L/R)						dB	

**Test Conditions**





AVDD1=3.0V (powered from LDO1), DCVDD=1.2V (powered from LDO2), AVDD2=DBVDD1=DBVDD2=DBVDD3=CPVDD=1.8V, LDO1VDD=SPKVDD1=SPKVDD2=5V, DGND=AGND=CPGND=SPKGND1=SPKGND2=HP2GND=0V,  $T_A = +25^{\circ}\text{C}$ , 1kHz sinusoidal signal,  $f_s = 48\text{kHz}$ , PGA gain = 0dB, 24-bit audio data unless otherwise stated.

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
E13	<b>Speaker Output Power (Load = 8Ω + 22μH BTL, Stereo Mode)</b>						
	Output Power	SPKVDD1= SPKVDD2=5.0V THD+N ≤ 1%	Class AB		1		W
			Class D		1		
		SPKVDD1= SPKVDD2=4.2V THD+N ≤ 1%	Class AB		0.95		W
			Class D		0.95		
		SPKVDD1= SPKVDD2=3.7V THD+N ≤ 1%	Class AB		0.75		W
			Class D		0.75		
	Note that the maximum recommended speaker output power is 1W per channel into 8Ω. Output levels that exceed this limit are not guaranteed and may cause damage to the WM8958.						
	<b>Speaker Output Power (Load = 4Ω + 22μH BTL, Stereo Mode)</b>						
	Output Power	SPKVDD1= SPKVDD2=5.0V THD+N ≤ 1%	Class D (see note below)		2.3		W
			Class D		1.6		
			Class D		1.2		
<b>Speaker Output Power (Load = 4Ω + 22μH BTL, Mono Mode)</b>							
Output Power	SPKVDD1= SPKVDD2=5.0V THD+N ≤ 1%	Class AB (see note below)		2.7		W	
		Class D (see note below)		2.7			
Note that the maximum recommended speaker output power is 2W per channel into 4Ω. Output levels that exceed this limit are not guaranteed and may cause damage to the WM8958.							

### BYPASS PATH PERFORMANCE

**Test Conditions**

AVDD1=3.0V (powered from LDO1), DCVDD=1.2V (powered from LDO2), AVDD2=DBVDD1=DBVDD2=DBVDD3=CPVDD=1.8V, LDO1VDD=SPKVDD1=SPKVDD2=5V, DGND=AGND=CPGND=SPKGND1=SPKGND2=HP2GND=0V, T<sub>A</sub> = +25°C, 1kHz sinusoidal signal, f<sub>s</sub> = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
F1	<b>Input PGA to Differential Line Output (Load = 10kΩ // 50pF)</b>							
	SNR	A-weighted				100		dB
	THD	0dBV output				-90		dB
	THD+N	0dBV output				-87		dB
F3	<b>Input PGA to Headphone via MIXOUTL or MIXOUTR (Load = 16Ω)</b>							
	SNR	A-weighted				98		dB
	THD	P <sub>O</sub> =20mW				-89		dB
	THD+N	P <sub>O</sub> =20mW				-87		dB
	THD	P <sub>O</sub> =5mW				-86		dB
	THD+N	P <sub>O</sub> =5mW				-84		dB
	PSRR (all supplies)	100mV (pk-pk) 217Hz				49		dB
	Channel Separation (L/R)					95		dB
F2	<b>Line Input (IN2LP or IN2RP) to Headphone via MIXOUTL or MIXOUTR (Load = 16Ω)</b>							
	SNR	A-weighted				100		dB
	THD	P <sub>O</sub> =20mW				-86		dB
	THD+N	P <sub>O</sub> =20mW				-84		dB
	THD	P <sub>O</sub> =5mW				-84		dB
	THD+N	P <sub>O</sub> =5mW				-82		dB
	PSRR (all supplies)	100mV (pk-pk) 217Hz				49		dB
F4	<b>Line Input (IN2LN or IN2RN) to Headphone via MIXOUTL or MIXOUTR (Load = 16Ω)</b>							
	SNR	A-weighted				100		dB
	THD	P <sub>O</sub> =20mW				-84		dB
	THD+N	P <sub>O</sub> =20mW				-82		dB
	THD	P <sub>O</sub> =5mW				-82		dB
	THD+N	P <sub>O</sub> =5mW				-80		dB
	PSRR (all supplies)	100mV (pk-pk) 217Hz				49		dB
	Channel Separation (L/R)					95		dB

**Test Conditions**

AVDD1=3.0V (powered from LDO1), DCVDD=1.2V (powered from LDO2), AVDD2=DBVDD1=DBVDD2=DBVDD3=CPVDD=1.8V, LDO1VDD=SPKVDD1=SPKVDD2=5V, DGND=AGND=CPGND=SPKGND1=SPKGND2=HP2GND=0V,  $T_A = +25^\circ\text{C}$ , 1kHz sinusoidal signal,  $f_s = 48\text{kHz}$ , PGA gain = 0dB, 24-bit audio data unless otherwise stated.

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
F5	<b>Direct Voice Path to Earpiece Driver (Load = 16Ω BTL)</b>						
	SNR	A-weighted		90	104	dB	
	THD	$P_O=50\text{mW}$		-70		dB	
	THD+N	$P_O=50\text{mW}$		-68	-60	dB	
	PSRR (all supplies)	100mV (pk-pk) 217Hz		91		dB	
<b>Direct Voice Path to Speaker Outputs (Load = 8Ω + 22μH BTL, Stereo Mode) Class D Mode, +12dB boost (SPKOUTx_BOOST = 111)</b>							
SNR	A-weighted			97		dB	
THD	$P_O=0.5\text{W}$		-62		dB		
THD+N	$P_O=0.5\text{W}$		-60		dB		
THD	$P_O=1.0\text{W}$		-67		dB		
THD+N	$P_O=1.0\text{W}$		-65		dB		
PSRR (all supplies)	100mV (pk-pk) 217Hz		63		dB		
<b>Direct Voice Path to Speaker Outputs (Load = 8Ω + 22μH BTL, Stereo Mode) Class AB Mode, +12dB boost (SPKOUTx_BOOST = 111)</b>							
SNR	A-weighted			103		dB	
THD	$P_O=0.5\text{W}$		-62		dB		
THD+N	$P_O=0.5\text{W}$		-60		dB		
THD	$P_O=1.0\text{W}$		-64		dB		
THD+N	$P_O=1.0\text{W}$		-62		dB		
PSRR (all supplies)	100mV (pk-pk) 217Hz		67		dB		
F7	<b>Line Input to Speaker Outputs via SPKMIXL or SPKMIXR (Load = 8Ω + 22μH BTL, Stereo Mode) Class D Mode, +12dB boost (SPKOUTx_BOOST = 111)</b>						
	SNR	A-weighted			93		dB
	THD	$P_O=0.5\text{W}$		-62		dB	
	THD+N	$P_O=0.5\text{W}$		-60		dB	
	THD	$P_O=1.0\text{W}$		-67		dB	
	THD+N	$P_O=1.0\text{W}$		-65		dB	
	PSRR (all supplies)	100mV (pk-pk) 217Hz		47		dB	
	<b>Line Input to Speaker Outputs via SPKMIXL or SPKMIXR (Load = 8Ω + 22μH BTL, Stereo Mode) Class AB Mode, +12dB boost (SPKOUTx_BOOST = 111)</b>						
	SNR	A-weighted			96		dB
	THD	$P_O=0.5\text{W}$		-72		dB	
	THD+N	$P_O=0.5\text{W}$		-68		dB	
	THD	$P_O=1.0\text{W}$		-64		dB	
	THD+N	$P_O=1.0\text{W}$		-62		dB	
PSRR (all supplies)	100mV (pk-pk) 217Hz	47			dB		