



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Stereo CODEC for Portable Audio Applications

DESCRIPTION

The WM8973L is a low power, high quality stereo CODEC designed for portable digital audio applications.

The device integrates complete interfaces to stereo or mono microphones and a stereo headphone. External component requirements are drastically reduced as no separate microphone or headphone amplifiers are required. Advanced on-chip digital signal processing performs graphic equaliser, 3-D sound enhancement and automatic level control for the microphone or line input.

The WM8973L can operate as a master or a slave, with various master clock frequencies including 12 or 24MHz for USB devices, or standard 256fs rates like 12.288MHz and 24.576MHz. Different audio sample rates such as 96kHz, 48kHz, 44.1kHz are generated directly from the master clock without the need for an external PLL.

The WM8973L operates at supply voltages down to 1.8V, although the digital core can operate at voltages down to 1.42V to save power, and the maximum for all supplies is 3.6 Volts. Different sections of the chip can also be powered down under software control.

The WM8973L is supplied in a very small and thin 5x5mm QFN package, ideal for use in hand-held and portable systems.

FEATURES

- DAC SNR 98dB ('A' weighted), THD -84dB at 48kHz, 3.3V
- ADC SNR 95dB ('A' weighted), THD -82dB at 48kHz, 3.3V
- Complete Stereo / Mono Microphone Interface
 - Programmable ALC / Noise Gate
- On-chip 400mW BTL Speaker Driver (mono)
- On-chip Headphone Driver
 - >40mW output power on 16 Ω / 3.3V
 - THD -80dB at 20mW, SNR 90dB with 16 Ω load
 - No DC blocking capacitors required (capless mode)
- Separately mixed mono output
- Digital Graphic Equaliser
- Low Power
 - 7mW stereo playback (1.8V / 1.5V supplies)
 - 14mW record & playback (1.8V / 1.5V supplies)
- Low Supply Voltages
 - Analogue 1.8V to 3.6V
 - Digital core: 1.42V to 3.6V
 - Digital I/O: 1.8V to 3.6V
- 256fs / 384fs or USB master clock rates: 12MHz, 24MHz
- Audio sample rates: 8, 11.025, 16, 22.05, 24, 32, 44.1, 48, 88.2, 96kHz generated internally from master clock
- 5x5x0.9mm QFN package

APPLICATIONS

- MP3 Player / Recorder
- AAC/WMA/Multi-Format Player / Recorder
- Minidisc Player / Recorder
- Portable Digital Music Systems

BLOCK DIAGRAM





TABLE OF CONTENTS

| | |
|---|-----------|
| DESCRIPTION | 1 |
| FEATURES | 1 |
| APPLICATIONS | 1 |
| BLOCK DIAGRAM | 2 |
| TABLE OF CONTENTS | 3 |
| PIN CONFIGURATION | 5 |
| ORDERING INFORMATION | 5 |
| PIN DESCRIPTION | 6 |
| ABSOLUTE MAXIMUM RATINGS | 7 |
| RECOMMENDED OPERATION CONDITIONS | 7 |
| ELECTRICAL CHARACTERISTICS | 8 |
| OUTPUT PGA'S LINEARITY | 10 |
| HEADPHONE OUTPUT THD VERSUS POWER | 11 |
| SPEAKER THD AND NOISE VERSUS POWER | 12 |
| POWER CONSUMPTION | 13 |
| SIGNAL TIMING REQUIREMENTS | 14 |
| SYSTEM CLOCK TIMING..... | 14 |
| AUDIO INTERFACE TIMING – MASTER MODE | 14 |
| AUDIO INTERFACE TIMING – SLAVE MODE | 15 |
| INTERNAL POWER ON RESET CIRCUIT | 18 |
| DEVICE DESCRIPTION | 19 |
| INTRODUCTION..... | 19 |
| INPUT SIGNAL PATH..... | 19 |
| AUTOMATIC LEVEL CONTROL (ALC) | 26 |
| OUTPUT SIGNAL PATH..... | 30 |
| ANALOGUE OUTPUTS | 35 |
| ENABLING THE OUTPUTS..... | 37 |
| HEADPHONE SWITCH..... | 37 |
| THERMAL SHUTDOWN | 39 |
| HEADPHONE OUTPUT | 39 |
| DIGITAL AUDIO INTERFACE..... | 40 |
| AUDIO INTERFACE CONTROL | 44 |
| CLOCKING AND SAMPLE RATES..... | 46 |
| CONTROL INTERFACE..... | 48 |
| POWER SUPPLIES | 49 |
| POWER MANAGEMENT | 49 |
| REGISTER MAP | 52 |
| DIGITAL FILTER CHARACTERISTICS | 53 |
| TERMINOLOGY | 53 |
| DAC FILTER RESPONSES | 54 |
| ADC FILTER RESPONSES | 55 |
| DE-EMPHASIS FILTER RESPONSES..... | 56 |
| HIGHPASS FILTER | 57 |
| APPLICATIONS INFORMATION | 58 |
| RECOMMENDED EXTERNAL COMPONENTS..... | 58 |
| LINE INPUT CONFIGURATION..... | 59 |
| MICROPHONE INPUT CONFIGURATION..... | 59 |
| MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS..... | 59 |
| POWER MANAGEMENT EXAMPLES..... | 60 |

| | |
|-------------------------------|-----------|
| IMPORTANT NOTICE | 62 |
| ADDRESS | 62 |
| REVISION HISTORY | 63 |

PIN CONFIGURATION



ORDERING INFORMATION

| ORDER CODE | TEMPERATURE RANGE | PACKAGE | MOISTURE SENSITIVITY LEVEL | PEAK SOLDERING TEMPERATURE |
|-----------------|-------------------|---|----------------------------|----------------------------|
| WM8973CLGEFL/V | -25°C to +85°C | 32-lead QFN (5x5x0.9mm) (Pb-free) | MSL3 | 260°C |
| WM8973CLGEFL/RV | -25°C to +85°C | 32-lead QFN (5x5x0.9mm) (Pb-free, tape and reel) | MSL3 | 260°C |

Note:

Reel quantity = 3500

PIN DESCRIPTION

| PIN NO | NAME | TYPE | DESCRIPTION |
|--------|-----------------------|------------------------|--|
| 1 | MCLK | Digital Input | Master Clock |
| 2 | DCVDD | Supply | Digital Core Supply |
| 3 | DBVDD | Supply | Digital Buffer (I/O) Supply |
| 4 | DGND | Supply | Digital Ground (return path for both DCVDD and DBVDD) |
| 5 | BCLK | Digital Input / Output | Audio Interface Bit Clock |
| 6 | DACDAT | Digital Input | DAC Digital Audio Data |
| 7 | DACLRC | Digital Input / Output | Audio Interface Left / Right Clock/Clock Out |
| 8 | ADCDA | Digital Output | ADC Digital Audio Data |
| 9 | ADCLRC | Digital Input / Output | Audio Interface Left / Right Clock |
| 10 | MONOOUT | Analogue Output | Mono Output |
| 11 | OUT3 | Analogue Output | Analogue Output 3 (can be used as Headphone Pseudo Ground) |
| 12 | ROUT1 | Analogue Output | Right Output 1 (Line or Headphone) |
| 13 | LOUT1 | Analogue Output | Left Output 1 (Line or Headphone) |
| 14 | HPGND | Supply | Supply for Analogue Output Drivers (LOUT1/2, ROUT1/2) |
| 15 | ROUT2 | Analogue Output | Right Output 2 (Line or Headphone or Speaker) |
| 16 | LOUT2 | Analogue Output | Left Output 2 (Line or Headphone or Speaker) |
| 17 | HPVDD | Supply | Supply for Analogue Output Drivers (LOUT1/2, ROUT1/2, MONOOUT) |
| 18 | AVDD | Supply | Analogue Supply |
| 19 | AGND | Supply | Analogue Ground (return path for both AVDD) |
| 20 | VREF | Analogue Output | Reference Voltage Decoupling Capacitor |
| 21 | VMID | Analogue Output | Midrail Voltage Decoupling Capacitor |
| 22 | MICBIAS | Analogue Output | Microphone Bias |
| 23 | RINPUT3 / HPDETECT | Analogue Input | Right Channel Input 3 or Headphone Plug-in Detection |
| 24 | LINPUT3 | Analogue Input | Left Channel Input 3 |
| 25 | RINPUT2 | Analogue Input | Right Channel Input 2 |
| 26 | LINPUT2 | Analogue Input | Left Channel Input 2 |
| 27 | RINPUT1 | Analogue Input | Right Channel Input 1 |
| 28 | LINPUT1 | Analogue Input | Left Channel Input 1 |
| 29 | MODE | Digital Input | Control Interface Selection |
| 30 | CSB | Digital Input | Chip Select / Device Address Selection |
| 31 | SDIN | Digital Input/Output | Control Interface Data Input / 2-wire Acknowledge output |
| 32 | SCLK | Digital Input | Control Interface Clock Input |

Note:

It is recommended that the QFN ground paddle should be connected to analogue ground on the application PCB.

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Wolfson tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.

MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

The Moisture Sensitivity Level for each package type is specified in Ordering Information.

| CONDITION | MIN | MAX |
|---|------------|-------------|
| Supply voltages | -0.3V | +3.63V |
| Voltage range digital inputs | DGND -0.3V | DBVDD +0.3V |
| Voltage range analogue inputs | AGND -0.3V | AVDD +0.3V |
| Operating temperature range, T _A | -25°C | +85°C |
| Storage temperature after soldering | -65°C | +150°C |

Notes

1. Analogue and digital grounds must always be within 0.3V of each other.
2. All digital and analogue supplies are completely independent from each other.
3. DCVDD must be less than or equal to AVDD and DBVDD.

RECOMMENDED OPERATION CONDITIONS

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
|-------------------------------|-------------------|------|-----|-----|------|
| Digital supply range (Core) | DCVDD | 1.42 | 2.0 | 3.6 | V |
| Digital supply range (Buffer) | DBVDD | 1.7 | 2.0 | 3.6 | V |
| Analogue supplies range | AVDD, HPVDD | 1.8 | 2.0 | 3.6 | V |
| Ground | DGND, AGND, HPGND | | 0 | | V |

ELECTRICAL CHARACTERISTICS

Test Conditions

DCVDD = 1.5V, DBVDD = 3.3V, AVDD = HPVDD = 3.3V, $T_A = +25^\circ\text{C}$, 1kHz signal, $f_s = 48\text{kHz}$, PGA gain = 0dB, 24-bit audio data unless otherwise stated.



| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|------------|--|-----|--------------|-----|------------|
| Analogue Inputs (LINPUT1, RINPUT1, LINPUT2, RINPUT2, LINPUT3, RINPUT3) to ADC out | | | | | | |
| Full Scale Input Signal Level (for ADC 0dB Input at 0dB Gain) | V_{INFS} | AVDD = 3.3V | | 1.0 | | V rms |
| | | AVDD = 1.8V | | 0.545 | | |
| Input Resistance | | L/RINPUT1 to ADC, PGA gain = 0dB | | 22 | | k Ω |
| | | L/RINPUT1 to ADC, PGA gain = +30dB | | 1.5 | | |
| | | L/RINPUT1 unused DC Measurement | | 16 | | |
| | | L/RINPUT1 unused | | 17 | | |
| Input Capacitance | | | | 10 | | pF |
| Signal to Noise Ratio (A-weighted) | SNR | AVDD = 3.3V | 80 | 95 | | dB |
| | | AVDD = 1.8V | | 90 | | |
| Dynamic Range | | -60dBFS | 90 | 95 | | dB |
| Total Harmonic Distortion | THD | -1dBFS input, AVDD = 3.3V | | -82 0.008 | | dB % |
| | | -1dBFS input, AVDD = 1.8V | | -74 0.02 | | |
| ADC Channel Separation | | 1kHz signal | | 85 | | dB |
| Channel Matching | | 1kHz signal | | 0.2 | | dB |
| Analogue Outputs (LOUT1/2, ROUT1/2, MONOOUT) | | | | | | |
| 0dB Full scale output voltage | | | | AVDD/3.3 | | Vrms |
| Mute attenuation | | 1kHz, full scale signal | | 90 | | dB |
| | | MONOOUT pin | | 81 | | |
| Channel Separation | | analogue in to analogue out | | 85 | | dB |
| DAC to Line-Out (L/ROUT2 with 10kΩ / 50pF load) | | | | | | |
| Signal to Noise Ratio (A-weighted) | SNR | AVDD=3.3V | 90 | 98 | | dB |
| | | AVDD=1.8V | | 93 | | |
| Total Harmonic Distortion | THD | AVDD=3.3V | | -84 | | dB |
| | | AVDD=1.8V | | -80 | | |
| Channel Separation | | 1kHz signal | | 100 | | dB |
| Headphone Output (LOUT1/ROUT1, using capacitors) | | | | | | |
| Output Power per channel | P_O | Output power is very closely correlated with THD; see below. | | | | |
| Total Harmonic Distortion | THD | HPVDD=1.8V, $R_L=32\Omega$ $P_O=5\text{mW}$ | | 0.016 -76 | | dB |
| | | HPVDD=1.8V, $R_L=16\Omega$ $P_O=5\text{mW}$ | | 0.022 -73 | | |
| | | HPVDD=3.3V, $R_L=32\Omega$, $P_O=20\text{mW}$ | | 0.013 -78 | | |
| | | HPVDD=3.3V, $R_L=16\Omega$, $P_O=20\text{mW}$ | | 0.018 -75 | | |
| Signal to Noise Ratio (A-weighted) | SNR | HPVDD = 3.3V | 92 | 96 | | dB |
| | | HPVDD = 1.8V | | 96 | | |

Test Conditions



DCVDD = 1.5V, DBVDD = 3.3V, AVDD = HPVDD = 3.3V, T_A = +25°C, 1kHz signal, f_s = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|----------------------|--|-----------|-------------|-----------|----------|
| Speaker Output (LOUT2/ROUT2 with 8Ω bridge tied load, ROUT2INV=1) | | | | | | |
| Output Power at 1% THD | P _O | THD = 1% | | 330 | | mW (rms) |
| Abs. Max Power Output | P _{Omax} | | | 500 | | mW (rms) |
| Total Harmonic Distortion | THD | P _O =200mW, R _L =8Ω, HPVDD=3.3V | | -63 0.07 | | dB % |
| Signal to Noise Ratio (A-weighted) | SNR | HPVDD=3.3V, R _L =8Ω | | 95 | | dB |
| Analogue Reference Levels | | | | | | |
| Midrail Reference Voltage | VMID | | -3% | AVDD/2 | +3% | V |
| Buffered Reference Voltage | VREF | | -3% | AVDD/2 | +3% | V |
| Microphone Bias | | | | | | |
| Bias Voltage | V _{MICBIAS} | 3mA load current | -5% | 0.9×AVDD | + 5% | V |
| Bias Current Source | I _{MICBIAS} | | | | 3 | mA |
| Output Noise Voltage | V _n | 1K to 20kHz | | 15 | | nV/√Hz |
| Digital Input / Output | | | | | | |
| Input HIGH Level | V _{IH} | | 0.7×DBVDD | | | V |
| Input LOW Level | V _{IL} | | | | 0.3×DBVDD | V |
| Output HIGH Level | V _{OH} | I _{OH} = +1mA | 0.9×DBVDD | | | V |
| Output LOW Level | V _{OL} | I _{OL} = -1mA | | | 0.1×DBVDD | V |
| HPDETECT (pin 23) | | | | | | |
| Input HIGH Level | V _{IH} | | 0.7×AVDD | | | V |
| Input LOW Level | V _{IL} | | | | 0.3×AVDD | V |

OUTPUT PGA'S LINEARITY



HEADPHONE OUTPUT THD VERSUS POWER




SPEAKER THD AND NOISE VERSUS POWER

THD referenced
to 0.95Vrms

WM8973 L/ROUT2 8R BTL Speaker Load THD+NvPo

AVDD=HPVDD=DBVDD=3.3V DCVDD=1.42V
1.013kHz sinewave input signal, A-weighted



POWER CONSUMPTION

The power consumption of the WM8973L depends on the following factors.

- Supply voltages: Reducing the supply voltages also reduces supply currents, and therefore results in significant power savings, especially in the digital sections of the WM8973L.
- Operating mode: Significant power savings can be achieved by always disabling parts of the WM8973L that are not used (e.g. mic pre-amps, unused outputs, DAC, ADC, etc.)

| Control Register | R25 (19h) | | | | | | R26 (1Ah) | | | | | | R24 | R23 | Other settings | AVDD | | DCVDD | | DBVDD | | HPVDD | | Tot. Power mW | | |
|--|-----------|------|------|------|------|------|-----------|------|------|-------|-------|------|------|---------|----------------|----------------|---|-------------------|----------------------------|-------------------|----------------------------|-------------------|----------------------------|-------------------|----------------------------|-------------------------------|
| | VMIDSEL | VREF | AINL | AINR | ADCL | ADCR | MICB | DACL | DACR | ROUT1 | ROUT2 | MONO | OUT3 | ADDCOSR | | DACOSR | VSEL | V | I (mA) | V | I (mA) | V | I (mA) | | V | I (mA) |
| OFF | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 11 01 00 | Clocks stopped | 3.3 2.5 1.8 | 0.0016 0.0008 0.0005 | 3.3 2.5 1.5 | 0.0190 0.0170 0.0120 | 3.3 2.5 1.8 | 0.0080 0.0050 0.0350 | 3.3 2.5 1.8 | 0.0002 0.0000 0.0000 | 0.0950 0.0570 0.0819 |
| Standby (500 KOhm VMID string) | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 11 01 00 | Interface Stopped | 3.3 2.5 1.8 | 0.3900 0.2880 0.1970 | 3.3 2.5 1.5 | 0.0390 0.0170 0.0120 | 3.3 2.5 1.8 | 0.0080 0.0050 0.0036 | 3.3 2.5 1.8 | 0.0000 0.0000 0.0000 | 1.4421 0.7750 0.3791 |
| Playback to Line-out | 01 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 11 01 00 | | 3.3 2.5 1.8 | 3.7310 2.6940 1.8820 | 3.3 2.5 1.5 | 5.6600 3.8600 2.1400 | 3.3 2.5 1.8 | 0.3000 0.0170 0.1488 | 3.3 2.5 1.8 | 0.2370 0.0000 0.1500 | 32.7624 17.4600 7.1354 |
| Playback to Line-out (64x oversampling mode) | 01 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 11 01 00 | | 3.3 2.5 1.8 | 3.5170 2.5760 1.7760 | 3.3 2.5 1.5 | 4.6470 3.2030 1.7590 | 3.3 2.5 1.8 | 0.3000 0.2200 0.1488 | 3.3 2.5 1.8 | 0.9500 0.6480 0.4130 | 31.0662 16.6175 6.8465 |
| Playback to 16 Ohm Headphone | 01 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 11 01 00 | | 3.3 2.5 1.8 | 3.7260 2.7530 1.8900 | 3.3 2.5 1.5 | 5.6700 3.9250 2.1410 | 3.3 2.5 1.8 | 0.3000 0.2200 0.1488 | 3.3 2.5 1.8 | 0.9530 0.6570 0.4150 | 35.1417 18.8875 7.6283 |
| Playback to 16 Ohm Headphone (capless mode using OUT3) | 01 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 11 01 00 | R24, OUT3SW=00 | 3.3 2.5 1.8 | 3.7060 2.7130 1.8870 | 3.3 2.5 1.5 | 5.6400 3.9000 2.1410 | 3.3 2.5 1.8 | 0.3000 0.2200 0.1488 | 3.3 2.5 1.8 | 1.4040 0.9600 0.6140 | 36.4650 19.4825 7.9811 |
| Playback to 8 Ohm BTL Speaker | 01 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 11 01 00 | R24, ROUT2INV=1 | 3.3 2.5 1.8 | 3.8820 2.8780 1.9800 | 3.3 2.5 1.5 | 5.6470 3.9390 2.1630 | 3.3 2.5 1.8 | 0.3000 0.2200 0.1488 | 3.3 2.5 1.8 | 0.2830 0.2100 0.1510 | 33.3696 18.1175 7.3481 |
| Headphone Amp (line-in to 16 Ohm headphone) | 01 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 11 01 00 | Clocks Stopped | 3.3 2.5 1.8 | 1.8400 1.3300 0.9300 | 3.3 2.5 1.5 | 0.0200 0.0190 0.0130 | 3.3 2.5 1.8 | 0.0080 0.0050 0.0036 | 3.3 2.5 1.8 | 0.9540 0.6400 0.4100 | 9.3126 4.9850 2.4380 |
| Speaker Amp (line-in to 8 Ohm speaker) | 01 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 11 01 00 | Clocks Stopped R24, ROUT2INV=1 | 3.3 2.5 1.8 | 1.9780 1.4300 0.9860 | 3.3 2.5 1.5 | 0.0200 0.0190 0.0130 | 3.3 2.5 1.8 | 0.0080 0.0050 0.0036 | 3.3 2.5 1.8 | 0.3310 0.2430 0.1760 | 7.7121 4.2425 2.1176 |
| Phone Call (mono line-in to headphone, mic to MONOOUT) | 01 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 11 01 00 | Clocks Stopped | 3.3 2.5 1.8 | 2.5230 1.8520 1.2900 | 3.3 2.5 1.5 | 0.0370 0.0190 0.0130 | 3.3 2.5 1.8 | 0.0080 0.0050 0.0036 | 3.3 2.5 1.8 | 0.4420 0.3200 0.2240 | 9.9330 5.4900 2.7512 |
| Record from Line-in | 01 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 11 01 00 | | 3.3 2.5 1.8 | 8.6600 7.7100 6.8000 | 3.3 2.5 1.5 | 6.5700 4.2800 2.2100 | 3.3 2.5 1.8 | 0.3330 0.2320 0.1620 | 3.3 2.5 1.8 | 0.0000 0.0000 0.0000 | 51.3579 30.5550 15.8466 |
| Record from Line-in (64x oversampling mode) | 01 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 11 01 00 | | 3.3 2.5 1.8 | 5.0720 4.2550 3.5900 | 3.3 2.5 1.5 | 5.9100 3.7500 1.9100 | 3.3 2.5 1.8 | 0.3390 0.2320 0.1620 | 3.3 2.5 1.8 | 0.0000 0.0000 0.0000 | 37.3593 20.5925 9.6186 |
| Record from mono microphone | 01 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 11 01 00 | R32, LMICBOOST=11; R23, DATSEL=01 | 3.3 2.5 1.8 | 4.9330 4.2970 3.7210 | 3.3 2.5 1.5 | 6.5400 4.2500 2.2200 | 3.3 2.5 1.8 | 0.3390 0.2400 0.1644 | 3.3 2.5 1.8 | 0.0000 0.0000 0.0000 | 38.9796 21.9675 10.3237 |
| Record from mono microphone (differential) | 01 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 11 01 00 | R32, LMICBOOST=11; R23, DATSEL=01; R32, LINSEL=11 | 3.3 2.5 1.8 | 5.2900 4.5600 3.9000 | 3.3 2.5 1.5 | 6.5000 4.2700 2.2200 | 3.3 2.5 1.8 | 0.3220 0.2400 0.1656 | 3.3 2.5 1.8 | 0.0000 0.0000 0.0000 | 39.9696 22.6750 10.6481 |
| Stereo Record & Playback | 01 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 11 01 00 | | 3.3 2.5 1.8 | 11.927 10.112 7.3910 | 3.3 2.5 1.5 | 10.870 7.3600 4.0610 | 3.3 2.5 1.8 | 0.3320 0.2340 0.1584 | 3.3 2.5 1.8 | 0.2820 0.2060 0.1480 | 77.2563 44.7800 19.9468 |
| Stereo Record & Playback (64x oversampling mode) | 01 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 11 01 00 | | 3.3 2.5 1.8 | 8.1090 6.5500 4.7000 | 3.3 2.5 1.5 | 9.3300 6.3020 3.3800 | 3.3 2.5 1.8 | 0.3330 0.2340 0.1584 | 3.3 2.5 1.8 | 0.2820 0.2070 0.1490 | 59.5782 33.2325 14.0833 |

Table 1 Supply Current Consumption

Notes:

1. All figures are at T_A = +25°C, Slave Mode, fs = 48kHz, MCLK = 12.288 MHz (256fs), with zero signal (quiescent)
2. The power dissipated in the headphone or speaker is not included in the above table.

SIGNAL TIMING REQUIREMENTS

SYSTEM CLOCK TIMING




Figure 1 System Clock Timing Requirements

Test Conditions

CLKDIV2=0, DCVDD = 1.42V, DBVDD = 3.3V, DGND = 0V, T_A = +25°C, Slave Mode fs = 48kHz, MCLK = 384fs, 24-bit data, unless otherwise stated.

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
|--|---------------------|-------|-----|-------|------|
| System Clock Timing Information | | | | | |
| MCLK System clock pulse width high | T _{MCLKL} | 21 | | | ns |
| MCLK System clock pulse width low | T _{MCLKH} | 21 | | | ns |
| MCLK System clock cycle time | T _{MCLKY} | 54 | | | ns |
| MCLK duty cycle | T _{MCLKDS} | 60:40 | | 40:60 | |

Test Conditions

CLKDIV2=1, DCVDD = 1.42V, DBVDD = 3.3V, DGND = 0V, T_A = +25°C, Slave Mode fs = 48kHz, MCLK = 384fs, 24-bit data, unless otherwise stated.

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
|--|--------------------|-----|-----|-----|------|
| System Clock Timing Information | | | | | |
| MCLK System clock pulse width high | T _{MCLKL} | 10 | | | ns |
| MCLK System clock pulse width low | T _{MCLKH} | 10 | | | ns |
| MCLK System clock cycle time | T _{MCLKY} | 27 | | | ns |

AUDIO INTERFACE TIMING – MASTER MODE




Figure 2 Digital Audio Data Timing – Master Mode (see Control Interface)

Test Conditions

DCVDD = 1.42V, DBVDD = 3.3V, DGND = 0V, T_A = +25°C, Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
|--|---------------------|-----|---------------------|-----|------|
| Bit Clock Timing Information | | | | | |
| BCLK rise time (10pF load) | t _{BCLKR} | | | 3 | ns |
| BCLK fall time (10pF load) | t _{BCLKF} | | | 3 | ns |
| BCLK duty cycle (normal mode, BCLK = MCLK/n) | t _{BCLKDS} | | 50:50 | | |
| BCLK duty cycle (USB mode, BCLK = MCLK) | t _{BCLKDS} | | T _{MCLKDS} | | |
| Audio Data Input Timing Information | | | | | |
| ADCLRC/DACLRC propagation delay from BCLK falling edge | t _{DL} | | | 10 | ns |
| ADCDAT propagation delay from BCLK falling edge | t _{DDA} | | | 10 | ns |
| DACDAT setup time to BCLK rising edge | t _{DST} | 10 | | | ns |
| DACDAT hold time from BCLK rising edge | t _{DHT} | 10 | | | ns |

AUDIO INTERFACE TIMING – SLAVE MODE




Figure 3 Digital Audio Data Timing – Slave Mode

Test Conditions

DCVDD = 1.42V, DBVDD = 3.3V, DGND = 0V, T_A = +25°C, Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
|---|-------------------|-----|-----|-----|------|
| Audio Data Input Timing Information | | | | | |
| BCLK cycle time | t _{BCY} | 50 | | | ns |
| BCLK pulse width high | t _{BCH} | 20 | | | ns |
| BCLK pulse width low | t _{BCL} | 20 | | | ns |
| ADCLRC/DACLRC set-up time to BCLK rising edge | t _{LRSU} | 10 | | | ns |
| ADCLRC/DACLRC hold time from BCLK rising edge | t _{LRH} | 10 | | | ns |
| DACDAT hold time from BCLK rising edge | t _{DH} | 10 | | | ns |
| ADCDAT propagation delay from BCLK falling edge | t _{DD} | | | 10 | ns |

Note:

BCLK period should always be greater than or equal to MCLK period.

CONTROL INTERFACE TIMING – 3-WIRE MODE




Figure 4 Control Interface Timing – 3-Wire Serial Control Mode

Test Conditions

DCVDD = 1.42V, DBVDD = 3.3V, DGND = 0V, T_A = +25°C, Slave Mode, f_s = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
|---|------------------|-----|-----|-----|------|
| Program Register Input Information | | | | | |
| SCLK rising edge to CSB rising edge | t _{SCS} | 80 | | | ns |
| SCLK pulse cycle time | t _{SCY} | 200 | | | ns |
| SCLK pulse width low | t _{SCL} | 80 | | | ns |
| SCLK pulse width high | t _{SCH} | 80 | | | ns |
| SDIN to SCLK set-up time | t _{DSU} | 40 | | | ns |
| SCLK to SDIN hold time | t _{DHO} | 40 | | | ns |
| CSB pulse width low | t _{CSL} | 40 | | | ns |
| CSB pulse width high | t _{CSH} | 40 | | | ns |
| CSB rising to SCLK rising | t _{CSS} | 40 | | | ns |
| Pulse width of spikes that will be suppressed | t _{ps} | 0 | | 5 | ns |

CONTROL INTERFACE TIMING – 2-WIRE MODE




Figure 5 Control Interface Timing – 2-Wire Serial Control Mode

Test Conditions

DCVDD = 1.42V, DBVDD = 3.3V, DGND = 0V, $T_A = +25^\circ\text{C}$, Slave Mode, $f_s = 48\text{kHz}$, MCLK = 256fs, 24-bit data, unless otherwise stated.

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
|---|----------|-----|-----|-----|------|
| Program Register Input Information | | | | | |
| SCLK Frequency | | 0 | | 400 | kHz |
| SCLK Low Pulse-Width | t_1 | 1.3 | | | us |
| SCLK High Pulse-Width | t_2 | 600 | | | ns |
| Hold Time (Start Condition) | t_3 | 600 | | | ns |
| Setup Time (Start Condition) | t_4 | 600 | | | ns |
| Data Setup Time | t_5 | 100 | | | ns |
| SDIN, SCLK Rise Time | t_6 | | | 300 | ns |
| SDIN, SCLK Fall Time | t_7 | | | 300 | ns |
| Setup Time (Stop Condition) | t_8 | 600 | | | ns |
| Data Hold Time | t_9 | | | 900 | ns |
| Pulse width of spikes that will be suppressed | t_{ps} | 0 | | 5 | ns |

INTERNAL POWER ON RESET CIRCUIT




Figure 6 Internal Power on Reset Circuit Schematic

The WM8973 includes an internal Power-On-Reset Circuit, as shown in Figure 6, which is used to reset the digital logic into a default state after power up. The power on reset circuit is powered from DCVDD and monitors DCVDD and AVDD. It asserts PORB low if DCVDD or AVDD are below a minimum threshold.




Figure 7 Typical Power-Up Sequence

Figure 7 shows a typical power-up sequence. When DCVDD and AVDD rise above the minimum thresholds, V_{por_dcavdd} and V_{por_avavdd} , there is enough voltage for the circuit to guarantee the Power on Reset is asserted low and the chip is held in reset. In this condition, all writes to the control interface are ignored. When DCVDD rises to $V_{por_dcavdd_on}$ and AVDD rises to $V_{por_avavdd_on}$, PORB is released high and all registers are in their default state and writes to the control interface may take place. If DCVDD and AVDD rise at different rates then PORB will only be released when DCVDD and AVDD have both exceeded the $V_{por_dcavdd_on}$ and $V_{por_avavdd_on}$ thresholds.

On power down, PORB is asserted low whenever DCVDD drops below the minimum threshold $V_{por_dcavdd_off}$ or AVDD drops below the minimum threshold $V_{por_avavdd_off}$.

| SYMBOL | MIN | TYP | MAX | UNIT |
|------------------------|-----|------|-----|------|
| V_{por_dcavdd} | 0.4 | 0.6 | 0.8 | V |
| $V_{por_dcavdd_on}$ | 0.9 | 1.26 | 1.6 | V |
| $V_{por_avavdd_on}$ | 0.5 | 0.7 | 0.9 | V |
| $V_{por_avavdd_off}$ | 0.4 | 0.6 | 0.8 | V |

Table 2 Typical POR Operation (typical values, not tested)

DEVICE DESCRIPTION

INTRODUCTION

The WM8973L is a low power audio CODEC offering a combination of high quality audio, advanced features, low power and small size. These characteristics make it ideal for portable digital audio applications such as MP3 and minidisk player / recorders. Stereo 24-bit multi-bit delta sigma ADCs and DACs are used with oversampling digital interpolation and decimation filters.

The device includes three stereo analogue inputs that can be switched internally. Each can be used as either a line level input or microphone input and LINPUT1/RINPUT1 and LINPUT2/RINPUT2 can be configured as mono differential inputs. A programmable gain amplifier with automatic level control (ALC) keeps the recording volume constant. The on-chip stereo ADC and DAC are of a high quality using a multi-bit, low-order oversampling architecture to deliver optimum performance with low power consumption.

The DAC output signal first enters an analogue mixer where an analogue input and/or the post-ALC signal can be added to it. This mix is available on line and headphone outputs.

The WM8973L has a configurable digital audio interface where ADC data can be read and digital audio playback data fed to the DAC. It supports a number of audio data formats including I²S, DSP Mode (a burst mode in which frame sync plus 2 data packed words are transmitted), MSB-First, left justified and MSB-First, right justified, and can operate in master or slave modes.

The WM8973L uses a unique clocking scheme that can generate many commonly used audio sample rates from either a 12.00MHz USB clock or an industry standard 256/384 f_s clock. This feature eliminates the common requirement for an external phase-locked loop (PLL) in applications where the master clock is not an integer multiple of the sample rate. Sample rates of 8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz, 88.2kHz and 96kHz can be generated. The digital filters used for recording and playback are optimised for each sampling rate used.

To allow full software control over all its features, the WM8973L offers a choice of 2 or 3 wire MPU control interface. It is fully compatible and an ideal partner for a wide range of industry standard microprocessors, controllers and DSPs.

The design of the WM8973L has given much attention to power consumption without compromising performance. It operates at very low voltages, and includes the ability to power off parts of the circuitry under software control, including standby and power off modes.

INPUT SIGNAL PATH

The input signal path for each channel consists of a switch to select between three analogue inputs, followed by a PGA (programmable gain amplifier) and an optional microphone gain boost. A differential input of either (LINPUT1 – RINPUT1) or (LINPUT2 – RINPUT2) may also be selected. The gain of the PGA can be controlled either by the user or by the on-chip ALC function (see Automatic Level Control).

The signal then enters an ADC where it is digitised. Alternatively, the two channels can also be mixed in the analogue domain and digitised in one ADC while the other ADC is switched off. The mono-mix signal appears on both digital output channels.

SIGNAL INPUTS

The WM8973L has three sets of high impedance, low capacitance AC coupled analogue inputs, LINPUT1/RINPUT1, LINPUT2/RINPUT2 and LINPUT3/RINPUT3. Inputs can be configured as microphone or line level by enabling or disabling the microphone gain boost.

LINSEL and RINSEL control bits (see Table 3) are used to select independently between external inputs and internally generated differential products (LINPUT1-RINPUT1 or LINPUT2-RINPUT2). The choice of differential signal, LINPUT1-RINPUT1 or LINPUT2-RINPUT2 is made using DS (refer to Table 5).

As an example, the WM8973 can be set up to convert one differential and one single ended mono signal by applying the differential signal to LINPUT1/RINPUT1 and the single ended signal to RINPUT2. By setting LINSEL to L-R Differential (see Table 3), DS to LINPUT1 - RINPUT1 (see Table 5) and RINSEL to RINPUT2, each mono signal can then be routed to a separate ADC or Bypass path.

The signal inputs are biased internally to the reference voltage VREF. Whenever the line inputs are muted or the device placed into standby mode, the inputs are kept biased to VREF using special anti-thump circuitry. This reduces any audible clicks that may otherwise be heard when changing inputs.

DC MEASUREMENT

For DC measurements (for example, battery voltage monitoring), the input signal at the LINPUT1 and/or RINPUT1 pins can be taken directly into the respective ADC, bypassing both PGA and microphone boost. The ADC output then becomes unsigned relative to AVDD, instead of being a signed (two's complement) number relative to VREF. Setting L/RDCM will override L/RINSEL. The input range for dc measurement is AGND to AVDD.

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
|--|-----|-----------|---------|---|
| R32 (20h) ADC Signal Path Control (Left) | 7:6 | LINSEL | 00 | Left Channel Input Select 00 = LINPUT1 01 = LINPUT2 10 = LINPUT3 11 = L-R Differential (either LINPUT1-RINPUT1 or LINPUT2-RINPUT2, selected by DS) |
| | 5:4 | LMICBOOST | 00 | Left Channel Microphone Gain Boost 00 = Boost off (bypassed) 01 = 13dB boost 10 = 20dB boost 11 = 29dB boost |
| R33 (21h) ADC Signal Path Control (Right) | 7:6 | RINSEL | 00 | Right Channel Input Select 00 = RINPUT1 01 = RINPUT2 10 = RINPUT3 11 = L-R Differential (either LINPUT1-RINPUT1 or LINPUT2-RINPUT2, selected by DS) |
| | 5:4 | RMICBOOST | 00 | Right Channel Microphone Gain Boost 00 = Boost off (bypassed) 01 = 13dB boost 10 = 20dB boost 11 = 29dB boost |

Table 3 Input Software Control

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
|-----------------------------|-----|-------|---------|--|
| R31 (1Fh) ADC input Mode | 5 | RDCM | 0 | Right Channel DC Measurement 0 = Normal Operation, PGA Enabled 1 = Measure DC level on RINPUT1 |
| | 4 | LDCM | 0 | Left Channel DC Measurement 0 = Normal Operation, PGA Enabled 1 = Measure DC level on LINPUT1 |

Table 4 DC Measurement Select

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
|-----------------------------|-----|-------|---------|---|
| R31 (1Fh) ADC Input Mode | 8 | DS | 0 | Differential input select 0: LINPUT1 - RINPUT1 1: LINPUT2 - RINPUT2 |

Table 5 Differential Input Select

MONO MIXING

The stereo ADC can operate as a stereo or mono device, or the two channels can be mixed to mono, either in the analogue domain (i.e. before the ADC) or in the digital domain (after the ADC). MONOMIX selects the mode of operation. For analogue mono mix either the left or right channel ADC can be used, allowing the unused ADC to be powered off or used for a dc measurement conversion. The user also has the flexibility to select the data output from the audio interface using DATSEL. The default is for left and right channel ADC data to be output, but the interface may also be configured so that e.g. left channel ADC data is output as both left and right data for when an analogue mono mix is selected.

Note:

If DC measurement is selected this overrides the MONOMIX selection.

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
|-----------------------------|-----|------------------|---------|---|
| R31 (1Fh) ADC input Mode | 7:6 | MONOMIX [1:0] | 00 | 00: Stereo 01: Analogue Mono Mix (using left ADC) 10: Analogue Mono Mix (using right ADC) 11: Digital Mono Mix |

Table 6 Mono Mixing

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
|-------------------------------------|-----|-----------------|---------|---|
| R23 (17h) Additional Control (1) | 3:2 | DATSEL [1:0] | 00 | 00: left data=left ADC; right data =right ADC 01: left data =left ADC; right data = left ADC 10: left data = right ADC; right data =right ADC 11: left data = right ADC; right data = left ADC |

Table 7 ADC Data Output Configuration

The MICBIAS output provides a low noise reference voltage suitable for biasing electret type microphones and the associated external resistor biasing network. Refer to the Applications Information section for recommended external components. The output can be enabled or disabled using the MICB control bit (see also the "Power Management" section).

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
|-----------------------------------|-----|-------|---------|---|
| R25 (19h) Power Management (1) | 1 | MICB | 0 | Microphone Bias Enable 0 = OFF (high impedance output) 1 = ON |

Table 8 Microphone Bias Control

The internal MICBIAS circuitry is shown below. Note that the maximum source current capability for MICBIAS is 3mA. The external biasing resistors therefore must be large enough to limit the MICBIAS current to 3mA.




Figure 8 Microphone Bias Schematic

PGA CONTROL

The PGA matches the input signal level to the ADC input range. The PGA gain is logarithmically adjustable from +30dB to -17.25dB in 0.75dB steps. Each PGA can be controlled either by the user or by the ALC function (see Automatic Level Control). When ALC is enabled for one or both channels, then writing to the corresponding PGA control register has no effect.

The gain is independently adjustable on both Right and Left Line Inputs. Additionally, by controlling the register bits LIVU and RIVU, the left and right gain settings can be simultaneously updated. Setting the LZCEN and RZCEN bits enables a zero-cross detector which ensures that PGA gain changes only occur when the signal is at zero, eliminating any zipper noise. If zero cross is enabled a timeout is also available to update the gain if a zero cross does not occur. This function may be enabled by setting TOEN in register R23 (17h).

The inputs can also be muted in the analogue domain under software control. The software control registers are shown in Table 9. If zero crossing is enabled, it is necessary to enable zero cross timeout to un-mute the input PGAs. This is because their outputs will not cross zero when muted. Alternatively, zero cross can be disabled before sending the un-mute command.

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
|--|-----|-----------------|-------------------|---|
| R0 (00h) Left Channel PGA | 8 | LIVU | 0 | Left Volume Update 0 = Store LINVOL in intermediate latch (no gain change) 1 = Update left and right channel gains (left = LINVOL, right = intermediate latch) |
| | 7 | LINMUTE | 1 | Left Channel Input Analogue Mute 1 = Enable Mute 0 = Disable Mute Note: LIVU must be set to un-mute. |
| | 6 | LZCEN | 0 | Left Channel Zero Cross Detector 1 = Change gain on zero cross only 0 = Change gain immediately |
| | 5:0 | LINVOL [5:0] | 010111 (0dB) | Left Channel Input Volume Control 111111 = +30dB 111110 = +29.25dB .. 0.75dB steps down to 000000 = -17.25dB |
| R1 (01h) Right Channel PGA | 8 | RIVU | 0 | Right Volume Update 0 = Store RINVOL in intermediate latch (no gain change) 1 = Update left and right channel gains (right = RINVOL, left = intermediate latch) |
| | 7 | RINMUTE | 1 | Right Channel Input Analogue Mute 1 = Enable Mute 0 = Disable Mute Note: RIVU must be set to un-mute. |
| | 6 | RZCEN | 0 | Right Channel Zero Cross Detector 1 = Change gain on zero cross only 0 = Change gain immediately |
| | 5:0 | RINVOL [5:0] | 010111 (0dB) | Right Channel Input Volume Control 111111 = +30dB 111110 = +29.25dB .. 0.75dB steps down to 000000 = -17.25dB |
| R23 (17h) Additional Control (1) | 0 | TOEN | 0 | Timeout Enable 0 : Timeout Disabled 1 : Timeout Enabled |

Table 9 Input PGA Software Control

ANALOGUE TO DIGITAL CONVERTER (ADC)

The WM8973L uses a multi-bit, oversampled sigma-delta ADC for each channel. The use of multi-bit feedback and high oversampling rates reduces the effects of jitter and high frequency noise. The ADC Full Scale input level is proportional to AVDD. With a 3.3V supply voltage, the full scale level is 1.0 Volts r.m.s. Any voltage greater than full scale may overload the ADC and cause distortion.

ADC DIGITAL FILTER

The ADC filters perform true 24 bit signal processing to convert the raw multi-bit oversampled data from the ADC to the correct sampling frequency to be output on the digital audio interface. The digital filter path is illustrated in Figure 9.




Figure 9 ADC Digital Filter

The ADC digital filters contain a digital high pass filter, selectable via software control. The high-pass filter response is detailed in the Digital Filter Characteristics section. When the high-pass filter is enabled the dc offset is continuously calculated and subtracted from the input signal. By setting HPOR, the last calculated dc offset value is stored when the high-pass filter is disabled and will continue to be subtracted from the input signal. If the DC offset is changed, the stored and subtracted value will not change unless the high-pass filter is enabled. This feature can be used for calibration purposes. In addition the highpass filter may be enabled separately on the left and right channels (see Table 11).

The output data format can be programmed by the user to accommodate stereo or monophonic recording on both inputs. The polarity of the output signal can also be changed under software control. The software control is shown in Table 10.

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
|------------------------------------|-----|-----------------|---------|---|
| R5 (05h) ADC and DAC Control | 6:5 | ADCPOL [1:0] | 00 | 00 = Polarity not inverted 01 = L polarity invert 10 = R polarity invert 11 = L and R polarity invert |
| | 4 | HPOR | 0 | Store dc offset when high-pass filter disabled 1 = store offset 0 = clear offset |
| | 0 | ADCHPD | 0 | ADC high-pass filter enable (Digital) HPFLREN = 0 1 = Disable high-pass filter on left and right channels 0 = Enable high-pass filter on left and right channels |
| | | | | HPFLREN = 1 0 = High-pass enabled on left, disabled on right 1 = High-pass enabled on right, disabled on left |
| R27 (1Bh) | 5 | HPFLREN | 0 | ADC high-pass filter left or right enable 0 = High-pass filter enable/disable on left and right channels controlled by ADCHPD 1 = High-pass filter enabled on left or right channel, as selected by ADCHPD |

Table 10 ADC Signal Path Control

| HPFLREN | ADCHPD | HIGH PASS MODE |
|---------|--------|--|
| 0 | 0 | High-pass filter enabled on left and right channels |
| 0 | 1 | High-pass filter disabled on left and right channels |
| 1 | 0 | High-pass filter enabled on left channel, disabled on right channel |
| 1 | 1 | High-pass filter disabled on left channel, enabled on right channel |

Table 11 ADC High Pass Filter Enable Modes

DIGITAL ADC VOLUME CONTROL

The output of the ADCs can be digitally amplified or attenuated over a range from -97dB to +30dB in 0.5dB steps. The volume of each channel can be controlled separately. The gain for a given eight-bit code X is given by:

$$0.5 \times (X-195) \text{ dB for } 1 \leq X \leq 255; \quad \text{MUTE for } X = 0$$

The LAVU and RAVU control bits control the loading of digital volume control data. When LAVU or RAVU are set to 0, the LADCVOL or RADCVOL control data will be loaded into the respective control register, but will not actually change the digital gain setting. Both left and right gain settings are updated when either LAVU or RAVU are set to 1. This makes it possible to update the gain of both channels simultaneously.

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
|--|-----|------------------|---------------------|---|
| R21 (15h) Left ADC Digital Volume | 7:0 | LADCVOL [7:0] | 11000011 (0dB) | Left ADC Digital Volume Control 0000 0000 = Digital Mute 0000 0001 = -97dB 0000 0010 = -96.5dB ... 0.5dB steps up to 1111 1111 = +30dB |
| | 8 | LAVU | 0 | Left ADC Volume Update 0 = Store LADCVOL in intermediate latch (no gain change) 1 = Update left and right channel gains (left = LADCVOL, right = intermediate latch) |
| R22 (16h) Right ADC Digital Volume | 7:0 | RADCVOL [7:0] | 11000011 (0dB) | Right ADC Digital Volume Control 0000 0000 = Digital Mute 0000 0001 = -97dB 0000 0010 = -96.5dB ... 0.5dB steps up to 1111 1111 = +30dB |
| | 8 | RAVU | 0 | Right ADC Volume Update 0 = Store RADCVOL in intermediate latch (no gain change) 1 = Update left and right channel gains (left = intermediate latch, right = RADCVOL) |

Table 12 ADC Digital Volume Control