## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## Stereo CODEC for Portable Audio Applications

## DESCRIPTION

The WM8988 is a low power, high quality stereo CODEC designed for portable digital audio applications.

The device integrates complete interfaces to 2 stereo headphone or line out ports. External component requirements are drastically reduced as no separate headphone amplifiers are required. Advanced on-chip digital signal processing performs graphic equaliser, 3-D sound enhancement and automatic level control for the microphone or line input.

The WM8988 can operate as a master or a slave, with various master clock frequencies including 12 or 24 MHz for USB devices, or standard 256 fs rates like 12.288 MHz and 24.576 MHz . Different audio sample rates such as 96 kHz , $48 \mathrm{kHz}, 44.1 \mathrm{kHz}$ are generated directly from the master clock without the need for an external PLL.

The WM8988 operates at supply voltages down to 1.8 V , although the digital core can operate at voltages down to 1.42 V to save power, and the maximum for all supplies is 3.6 Volts. Different sections of the chip can also be powered down under software control.

The WM8988 is supplied in a very small and thin $4 \times 4 \mathrm{~mm}$ COL package, ideal for use in hand-held and portable systems.

## FEATURES

- DAC SNR 100 dB (' A ' weighted), THD -90 dB at $48 \mathrm{kHz}, 3.3 \mathrm{~V}$
- ADC SNR 93dB ('A' weighted), THD -81dB at $48 \mathrm{kHz}, 3.3 \mathrm{~V}$
- Programmable ALC / Noise Gate
- 2x On-chip Headphone Drivers
- $\quad>40 \mathrm{~mW}$ output power on $16 \Omega / 3.3 \mathrm{~V}$
- THD -80 dB at 20 mW , SNR 90 dB with $16 \Omega$ load
- Digital Graphic Equaliser
- Low Power
- 7 mW stereo playback ( $1.8 \mathrm{~V} / 1.5 \mathrm{~V}$ supplies)
- 14 mW record and playback ( $1.8 \mathrm{~V} / 1.5 \mathrm{~V}$ supplies)
- Low Supply Voltages
- Analogue 1.8 V to 3.6 V
- Digital core: 1.42 V to 3.6 V
- Digital I/O: 1.8 V to 3.6 V
- 256 fs / 384fs or USB master clock rates: $12 \mathrm{MHz}, 24 \mathrm{MHz}$
- Audio sample rates: $8,11.025,16,22.05,24,32,44.1,48$, $88.2,96 \mathrm{kHz}$ generated internally from master clock
- $4 \times 4 \mathrm{~mm}$ COL package


## APPLICATIONS

- Portable Multimedia players
- Multimedia handsets
- Handheld gaming


## BLOCK DIAGRAM



## TABLE OF CONTENTS

DESCRIPTION ..... 1
FEATURES ..... 1
APPLICATIONS ..... 1
BLOCK DIAGRAM ..... 1
TABLE OF CONTENTS ..... 2
PIN CONFIGURATION ..... 3
ORDERING INFORMATION ..... 3
PIN DESCRIPTION ..... 4
ABSOLUTE MAXIMUM RATINGS ..... 5
RECOMMENDED OPERATING CONDITIONS ..... 5
ELECTRICAL CHARACTERISTICS ..... 6
POWER CONSUMPTION ..... 10
SIGNAL TIMING REQUIREMENTS ..... 11
SYSTEM CLOCK TIMING ..... 11
AUDIO INTERFACE TIMING - MASTER MODE ..... 12
AUDIO INTERFACE TIMING - SLAVE MODE ..... 13
CONTROL INTERFACE TIMING - 3-WIRE MODE ..... 14
CONTROL INTERFACE TIMING - 2-WIRE MODE ..... 15
INTERNAL POWER ON RESET CIRCUIT ..... 16
DEVICE DESCRIPTION ..... 17
INTRODUCTION ..... 17
INPUT SIGNAL PATH ..... 17
AUTOMATIC LEVEL CONTROL (ALC) ..... 23
OUTPUT SIGNAL PATH ..... 27
ANALOGUE OUTPUTS ..... 32
ENABLING THE OUTPUTS ..... 34
THERMAL SHUTDOWN ..... 34
DIGITAL AUDIO INTERFACE ..... 35
AUDIO INTERFACE CONTROL ..... 38
CLOCKING AND SAMPLE RATES ..... 40
CONTROL INTERFACE ..... 42
POWER SUPPLIES ..... 44
POWER MANAGEMENT ..... 44
REGISTER MAP ..... 47
DIGITAL FILTER CHARACTERISTICS ..... 48
TERMINOLOGY ..... 48
DAC FILTER RESPONSES ..... 49
ADC FILTER RESPONSES ..... 50
DE-EMPHASIS FILTER RESPONSES ..... 51
HIGHPASS FILTER ..... 52
APPLICATIONS INFORMATION ..... 53
RECOMMENDED EXTERNAL COMPONENTS ..... 53
LINE INPUT CONFIGURATION ..... 54
HEADPHONE OUTPUT CONFIGURATION ..... 54
LINE OUTPUT CONFIGURATION ..... 54
MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS ..... 55
POWER MANAGEMENT EXAMPLES ..... 55
PACKAGE DIMENSIONS ..... 56
IMPORTANT NOTICE ..... 57
REVISION HISTORY ..... 58

## PIN CONFIGURATION



ORDERING INFORMATION

| ORDER CODE | TEMPERATURE <br> RANGE | PACKAGE | MOISTURE <br> SENSITIVITY LEVEL | PEAK SOLDERING <br> TEMPERATURE |
| :--- | :---: | :---: | :---: | :---: |
| WM8988LGECN/V | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 -lead COL QFN <br> $(4 \times 4 \times 0.55 \mathrm{~mm}$, lead-free $)$ | MSL3 | $260^{\circ} \mathrm{C}$ |
| WM8988LGECN/RV | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $28-l e a d$ COL QFN <br> $(4 \times 4 \times 0.55 \mathrm{~mm}$, lead-free $)$ <br> Tape and reel | MSL3 | $260^{\circ} \mathrm{C}$ |

## Note:

Reel quantity $=3,500$

PIN DESCRIPTION

| PIN NO | NAME | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | MCLK | Digital Input | Master Clock |
| 2 | DCVDD | Supply | Digital Core Supply |
| 3 | DBVDD | Supply | Digital Buffer (I/O) Supply |
| 4 | DGND | Supply | Digital Ground (return path for both DCVDD and DBVDD) |
| 5 | BCLK | Digital Input / Output | Audio Interface Bit Clock |
| 6 | DACDAT | Digital Input | DAC Digital Audio Data |
| 7 | LRC | Digital Input / Output | Audio Interface Left / Right Clock |
| 8 | ADCDAT | Digital Output | ADC Digital Audio Data |
| 9 | HPCOM | Analogue Input | LOUT1 and ROUT1 common mode feedback |
| 10 | LCOM | Analogue Input | LOUT2 and ROUT2 common mode feedback |
| 11 | ROUT1 | Analogue Output | Right Output 1 (Line or Headphone) |
| 12 | LOUT1 | Analogue Output | Left Output 1 (Line or Headphone) |
| 13 | HPGND | Supply | Supply for Analogue Output Drivers (LOUT1/2, ROUT1/2) |
| 14 | ROUT2 | Analogue Output | Right Output 1 (Line or Headphone) |
| 15 | LOUT2 | Analogue Output | Left Output 1 (Line or Headphone) |
| 16 | HPVDD | Supply | Supply for Analogue Output Drivers (LOUT1/2, ROUT1/2, MONOUT) |
| 17 | AVDD | Supply | Analogue Supply |
| 18 | AGND | Supply | Analogue Ground (return path for AVDD) |
| 19 | VREF | Analogue Output | Reference Voltage Decoupling Capacitor |
| 20 | VMID | Analogue Output | Midrail Voltage Decoupling Capacitor |
| 21 | RINPUT2 | Analogue Input | Right Channel Input 2 |
| 22 | LINPUT2 | Analogue Input | Left Channel Input 2 |
| 23 | RINPUT1 | Analogue Input | Right Channel Input 1 |
| 24 | LINPUT1 | Analogue Input | Left Channel Input 1 |
| 25 | MODE | Digital Input | Control Interface Selection |
| 26 | CSB | Digital Input | Chip Select / Device Address Selection |
| 27 | SDIN | Digital Input/Output | Control Interface Data Input / 2-wire Acknowledge output |
| 28 | SCLK | Digital Input | Control Interface Clock Input |

## ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.


ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.
Cirrus Logic tests its package types according to IPC/JEDEC J-STD-020 for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:
MSL1 = unlimited floor life at $<30^{\circ} \mathrm{C} / 85 \%$ Relative Humidity. Not normally stored in moisture barrier bag.
MSL2 = out of bag storage for 1 year at $<30^{\circ} \mathrm{C} / 60 \%$ Relative Humidity. Supplied in moisture barrier bag.
MSL3 $=$ out of bag storage for 168 hours at $<30^{\circ} \mathrm{C} / 60 \%$ Relative Humidity. Supplied in moisture barrier bag.
The Moisture Sensitivity Level for each package type is specified in Ordering Information.

| CONDITION | MIN | MAX |
| :--- | :---: | :---: |
| Supply voltages | -0.3 V | +4.5 V |
| Voltage range digital inputs | DGND -0.3 V | DBVDD +0.3 V |
| Voltage range analogue inputs | AGND -0.3 V | AVDD +0.3 V |
| Operating temperature range, $\mathrm{T}_{\mathrm{A}}$ | $-25^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |
| Storage temperature after soldering | $-65^{\circ} \mathrm{C}$ | $+150^{\circ} \mathrm{C}$ |

## Notes

1. Analogue and digital grounds must always be within 0.3 V of each other.
2. All digital and analogue supplies are completely independent from each other.
3. DCVDD must be less than or equal to AVDD and DBVDD.

## RECOMMENDED OPERATING CONDITIONS

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Digital supply range (Core) | DCVDD | 1.42 |  | 3.6 | V |
| Digital supply range (Buffer) | DBVDD | 1.7 |  | 3.6 | V |
| Analogue supplies range | AVDD, HPVDD | 1.8 |  | 3.6 | V |
| Ground | DGND,AGND, HPGND |  | 0 |  | V |

## ELECTRICAL CHARACTERISTICS

## Test Conditions

DCVDD $=1.5 \mathrm{~V}, \mathrm{DBVDD}=2.4 \mathrm{~V}, \mathrm{AVDD}=\mathrm{HPVDD}=2.4 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$,
1 kHz signal, $\mathrm{fs}=48 \mathrm{kHz}$, PGA gain $=0 \mathrm{~dB}, 24$-bit audio data unless otherwise stated.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analogue Inputs (LINPUT1, RINPUT1, LINPUT2, RINPUT2) to ADC out |  |  |  |  |  |  |
| Full Scale Input Signal Level (for ADC OdB Input at OdB Gain) | $\mathrm{V}_{\text {INFS }}$ | AVDD $=3.3 \mathrm{~V}$ | 0.95 | 1.0 | 1.05 | Vrms |
|  |  | AVDD $=2.4 \mathrm{~V}$ | 0.690 | 0.727 | 0.763 |  |
|  |  | AVDD $=1.8 \mathrm{~V}$ | 0.480 | 0.545 | 0.610 |  |
| Input Resistance | $\mathrm{R}_{\text {IN }}$ | L/RINPUT1 to ADC, PGA gain $=0 \mathrm{~dB}$ | 16 | 22 |  | $\mathrm{k} \Omega$ |
|  |  | L/RINPUT1 to ADC, <br> PGA gain $=+30 \mathrm{~dB}$ | 1.5 | 2.8 |  |  |
|  |  | L/RINPUT2 to ADC <br> PGA gain $=0 \mathrm{~dB}$ | 16 | 22 |  |  |
|  |  | L/RINPUT2 to ADC PGA gain $=30 \mathrm{~dB}$ | 1.5 | 2.8 |  |  |
| Input Capacitance |  |  |  | 10 |  | pF |
| Signal to Noise Ratio (A-weighted) | SNR | AVDD $=3.3 \mathrm{~V}$ | 80 | 93 |  | dB |
|  |  | AVDD $=2.4 \mathrm{~V}$ | 80 | 88 |  |  |
|  |  | AVDD $=1.8 \mathrm{~V}$ | 78 | 87 |  |  |
| Total Harmonic Distortion | THD | -1dBFs input, AVDD $=3.3 \mathrm{~V}$ |  | -81 | -68 | dB |
|  |  | -1dBFS input, AVDD $=2.4 \mathrm{~V}$ |  | -80 | -68 |  |
|  |  | -1dBFs input, $\mathrm{AVDD}=1.8 \mathrm{~V}$ |  | -76 | -65 |  |
| Total Harmonic Distortion + Noise | THD + N | -1dBFs input, $\text { AVDD }=3.3 \mathrm{~V}$ |  | -75 | -65 | dB |
|  |  | -1dBFS input, $\text { AVDD }=2.4 \mathrm{~V}$ |  | -70 | -65 |  |
|  |  | -1dBFs input, $\mathrm{AVDD}=1.8 \mathrm{~V}$ |  | -70 | -60 |  |
| ADC Channel Separation |  | 1 kHz signal |  | 85 |  | dB |
|  |  | 10 kHz signal |  | 85 |  |  |
| Channel Matching |  | 1 kHz signal | -0.5 | 0.2 | +0.5 | dB |
| Analogue Outputs (LOUT1/2, ROUT1/2) |  |  |  |  |  |  |
| OdB Full scale output voltage | $\mathrm{V}_{\text {OUtFS }}$ | AVDD $=3.3 \mathrm{~V}$ | 0.95 | 1.0 | 1.05 | Vrms |
|  |  | AVDD $=2.4 \mathrm{~V}$ | 0.690 | 0.727 | 0.763 |  |
|  |  | $\mathrm{AVDD}=1.8 \mathrm{~V}$ | 0.507 | 0.545 | 0.583 |  |
| Mute attenuation |  | 1 kHz , full scale signal |  | 90 |  | dB |
| Channel Separation |  | 1 kHz signal |  | 85 |  | dB |
|  |  | 10kHz signal |  | 85 |  |  |
| PGA Gain range |  | guaranteed monotonic | +6 |  | -67 | dB |
| PGA step size |  |  | 0.25 | 1 | 1.25 | dB |

Test Conditions
DCVDD $=1.5 \mathrm{~V}, \mathrm{DBVDD}=2.4 \mathrm{~V}, \mathrm{AVDD}=\mathrm{HPVDD}=2.4 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$,
1 kHz signal, $\mathrm{fs}=48 \mathrm{kHz}$, PGA gain $=0 \mathrm{~dB}, 24$-bit audio data unless otherwise stated.

| PARAMETER | SYMBOL | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC to Line-Out (L/ROUT1 or L/ROUT2 with 10ks / 50pF load) |  |  |  |  |  |  |  |
| Signal to Noise Ratio (A-weighted) | SNR | $\begin{gathered} \text { AVDD }=3.3 \mathrm{~V} \\ \mathrm{HPCOM}= \\ \mathrm{LCOM}=0 \end{gathered}$ | DACMIXBIAS=0 | 88 | 100 |  | dB |
|  |  |  | DACMIXBIAS=1 |  | 99 |  |  |
|  |  | $\begin{gathered} \text { AVDD }=2.4 \mathrm{~V} \\ \mathrm{HPCOM}= \\ \mathrm{LCOM}=1 \end{gathered}$ | DACMIXBIAS=0 |  | 97 |  |  |
|  |  |  | DACMIXBIAS=1 | 88 | 96 |  |  |
|  |  | $\begin{gathered} \text { AVDD }=1.8 \mathrm{~V} \\ \text { HPCOM }= \\ \text { LCOM }=0 \end{gathered}$ | DACMIXBIAS=0 |  | 96 |  |  |
|  |  |  | DACMIXBIAS=1 | 85 | 95 |  |  |
| Total Harmonic Distortion | THD | $\begin{gathered} \text { AVDD }=3.3 \mathrm{~V} \\ \text { HPCOM }= \\ \text { LCOM }=0 \end{gathered}$ | DACMIXBIAS=0 |  | -90 | -75 | dB |
|  |  |  | DACMIXBIAS=1 |  | -89 |  |  |
|  |  | $\begin{gathered} \mathrm{AVDD}=2.4 \mathrm{~V} \\ \mathrm{HPCOM}= \\ \mathrm{LCOM}=1 \end{gathered}$ | DACMIXBIAS=0 |  | -83 |  |  |
|  |  |  | DACMIXBIAS=1 |  | -82 | -75 |  |
|  |  | $\begin{gathered} \text { AVDD }=1.8 \mathrm{~V} \\ \text { HPCOM }= \\ \text { LCOM }=0 \end{gathered}$ | DACMIXBIAS=0 |  | -80 |  |  |
|  |  |  | DACMIXBIAS=1 |  | -79 | -65 |  |
| Total Harmonic Distortion + Noise | THD+N | $\begin{gathered} \text { AVDD }=3.3 \mathrm{~V} \\ \text { HPCOM }= \\ \text { LCOM }=0 \\ \hline \end{gathered}$ | DACMIXBIAS=0 |  | -88 | -70 | dB |
|  |  |  | DACMIXBIAS=1 |  | -87 |  |  |
|  |  | $\begin{gathered} \mathrm{AVDD}=2.4 \mathrm{~V} \\ \mathrm{HPCOM}= \\ \text { LCOM }=1 \end{gathered}$ | DACMIXBIAS=0 |  | -75 |  |  |
|  |  |  | DACMIXBIAS=1 |  | -74 | -70 |  |
|  |  | $\begin{gathered} \text { AVDD }=1.8 \mathrm{~V} \\ \text { HPCOM }= \\ \text { LCOM }=0 \end{gathered}$ | DACMIXBIAS=0 |  | -75 |  |  |
|  |  |  | DACMIXBIAS=1 |  | -74 | -65 |  |
| Channel Separation |  | 1 kHz signal |  |  | 100 |  | dB |
|  |  | 10kHz signal |  |  | 85 |  |  |
| Ground noise rejection |  | $\begin{array}{r} 10 \mathrm{mV}, 2 \\ \mathrm{LCOM} / \mathrm{HPCO} \\ \hline \end{array}$ | 0 kHz noise on M, LCOM/HPCOM nabled |  | 40 |  | dB |

Test Conditions
DCVDD $=1.5 \mathrm{~V}, \mathrm{DBVDD}=2.4 \mathrm{~V}, \mathrm{AVDD}=\mathrm{HPVDD}=2.4 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$,
1 kHz signal, $\mathrm{fs}=48 \mathrm{kHz}$, PGA gain $=0 \mathrm{~dB}, 24$-bit audio data unless otherwise stated.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Headphone Output (LOUT1/ROUT1, LOUT2/ROUT2 AC coupled to load) |  |  |  |  |  |  |
| Output Power per channel | Po | Output power is very closely correlated with THD; see below. |  |  |  |  |
| Total Harmonic Distortion | THD | $\begin{gathered} \text { HPVDD }=1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=32 \Omega \\ \mathrm{P}_{\mathrm{O}}=5 \mathrm{~mW} \\ \text { HPCOM }=\mathrm{LCOM}=0 \\ \text { DACMIXBIAS }=1 \end{gathered}$ |  | $\begin{gathered} 0.013 \\ -78 \end{gathered}$ |  | $\begin{aligned} & \hline \% \\ & d B \end{aligned}$ |
|  |  | $\begin{gathered} \text { HPVDD }=1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=16 \Omega \\ \mathrm{P}_{\mathrm{O}}=5 \mathrm{~mW} \\ \text { HPCOM }=\mathrm{LCOM}=0 \\ \text { DACMIXBIAS }=1 \end{gathered}$ |  | $\begin{gathered} 0.010 \\ -80 \end{gathered}$ |  | $\begin{gathered} \% \\ \mathrm{~dB} \end{gathered}$ |
|  |  | $\begin{gathered} \text { HPVDD }=2.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=32 \Omega, \\ \mathrm{P}_{\mathrm{o}}=5 \mathrm{~mW} \\ \text { HPCOM }=\mathrm{LCOM}=1 \\ \text { DACMIXBIAS }=1 \end{gathered}$ |  | $\begin{gathered} 0.010 \\ -80 \end{gathered}$ |  | $\begin{gathered} \hline \% \\ d B \end{gathered}$ |
|  |  | $\begin{gathered} \text { HPVDD }=2.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=16 \Omega, \\ \mathrm{P}_{\mathrm{o}}=5 \mathrm{~mW} \\ \text { HPCOM }=\mathrm{LCOM}=1 \\ \text { DACMIXBIAS }=1 \end{gathered}$ |  | $\begin{gathered} 0.013 \\ -78 \end{gathered}$ | $\begin{gathered} 0.032 \\ -70 \end{gathered}$ | $\begin{aligned} & \hline \% \\ & d B \end{aligned}$ |
|  |  | $\begin{gathered} \text { HPVDD }=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=32 \Omega, \\ \mathrm{P}_{\mathrm{O}}=20 \mathrm{~mW} \\ \text { HPCOM }=\mathrm{LCOM}=0 \\ \text { DACMIXBIAS }=0 \end{gathered}$ |  | $\begin{gathered} 0.010 \\ -82 \end{gathered}$ |  | $\begin{gathered} \% \\ \mathrm{~dB} \end{gathered}$ |
|  |  | $\begin{gathered} \text { HPVDD }=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=16 \Omega, \\ \text { Po }=20 \mathrm{~mW} \\ \text { HPCOM }=\mathrm{LCOM}=0 \\ \text { DACMIXBIAS }=0 \end{gathered}$ |  | $\begin{gathered} 0.010 \\ -80 \end{gathered}$ |  | $\begin{aligned} & \% \\ & \mathrm{~dB} \end{aligned}$ |
| Total Harmonic Distortion + Noise | THD+N | $\begin{gathered} \mathrm{HPVDD}=1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=32 \Omega \\ \mathrm{P}_{\mathrm{O}}=5 \mathrm{~mW} \\ \mathrm{HPCOM}=\mathrm{LCOM}=0 \\ \text { DACMIXBIAS }=1 \end{gathered}$ |  | -80 |  | dB |
|  |  | $\begin{gathered} \text { HPVDD }=1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=16 \Omega \\ \mathrm{P}_{\mathrm{O}}=5 \mathrm{~mW} \\ \text { HPCOM }=\text { LCOM }=0 \\ \text { DACMIXBIAS }=1 \end{gathered}$ |  | -78 |  | dB |
|  |  | $\begin{gathered} \text { HPVDD }=2.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=32 \Omega, \\ \mathrm{P}_{\mathrm{o}}=5 \mathrm{~mW} \\ \text { HPCOM }=\mathrm{LCOM}=1 \\ \text { DACMIXBIAS }=1 \end{gathered}$ |  | -79 |  | dB |
|  |  | $\begin{gathered} \text { HPVDD }=2.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=16 \Omega, \\ \mathrm{P}_{\mathrm{o}}=5 \mathrm{~mW} \\ \text { HPCOM }=\text { LCOM }=1 \\ \text { DACMIXBIAS }=1 \end{gathered}$ |  | -77 | -65 | dB |
|  |  | $\begin{gathered} \text { HPVDD }=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=32 \Omega, \\ \mathrm{P}_{\mathrm{O}}=20 \mathrm{~mW} \\ \text { HPCOM }=\mathrm{LCOM}=0 \\ \text { DACMIXBIAS }=0 \end{gathered}$ |  | -80 |  | dB |
|  |  | $\begin{gathered} \text { HPVDD }=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=16 \Omega, \\ \mathrm{P}_{\mathrm{O}}=20 \mathrm{~mW} \\ \text { HPCOM }=\text { LCOM }=0 \\ \text { DACMIXBIAS }=0 \end{gathered}$ |  | -78 |  | dB |

WM8988

Test Conditions
DCVDD $=1.5 \mathrm{~V}, \mathrm{DBVDD}=2.4 \mathrm{~V}, \mathrm{AVDD}=\mathrm{HPVDD}=2.4 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$,
1 kHz signal, $\mathrm{fs}=48 \mathrm{kHz}, \mathrm{PGA}$ gain $=0 \mathrm{~dB}, 24$-bit audio data unless otherwise stated.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Signal to Noise Ratio <br> (A-weighted) | SNR | HPVDD $=3.3 \mathrm{~V}$ <br> HPCOM=LCOM $=0$ <br> DACMIXBIAS $=1$ |  |  |  |  |

POWER CONSUMPTION
The power consumption of the WM8988 depends on the following factors.

- Supply voltages: Reducing the supply voltages also reduces supply currents, and therefore results in significant power savings, especially in the digital sections of the WM8988.
- Operating mode: Significant power savings can be achieved by always disabling parts of the WM8988 that are not used (e.g. mic pre-amps, unused outputs, DAC, ADC, etc.)

| SCENARIO | DETAIL | AVDD <br> POWER <br> (MW) | HPVDD <br> POWER <br> (MW) | DCVDD <br> POWER <br> (MW) | DBVDDD <br> POWER <br> (MW) | TOTAL <br> POWER <br> (MW) |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| OFF | Clocks Stopped | 0.001 | 0.000 | 0.012 | 0.000 | 0.01 |
| Playback to Lineout | 0dB 1kHz Sinusoid | 4.9 | 1.2 | 4.8 | 0.4 | 11.3 |
| Playback to Headphone 32ohm Quiescent | No Signal | 4.7 | 1.0 | 4.7 | 0.4 | 10.3 |
| Playback to Headphone 32ohm -50dB <br> (near silence) | 1 kHz Sinusoid | 4.6 | 1.1 | 4.8 | 0.4 | 10.9 |
| Playback to Headphone 32ohm -21dB <br> $(0.1 \mathrm{~mW} /$ channel) $)$ | 1 kHz Sinusoid | 4.6 | 4.9 | 4.8 | 0.4 | 14.7 |
| Playback to Headphone 32ohm -9dB <br> (2mW/channel) | 1 kHz Sinusoid | 4.6 | 17.7 | 4.8 | 0.4 | 27.5 |

Table 1 Power Consumption for 2.4v / 1.8v Supplies

| SCENARIO | DETAIL | AVDD <br> POWER <br> (MW) | HPVDD <br> POWER <br> (MW) | DCVDD <br> POWER <br> (MW) | DBVDD <br> POWER <br> (MW) | TOTAL <br> POWER <br> (MW) |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| OFF | Clocks Stopped | 0.001 | 0.000 | 0.013 | 0.000 | 0.01 |
| Playback to Lineout | 0dB 1kHz Sinusoid | 7.6 | 2.0 | 4.9 | 0.4 | 14.9 |
| Playback to Headphone 32ohm Quiescent | No Signal | 7.6 | 1.8 | 4.9 | 0.4 | 14.7 |
| Playback to Headphone 32ohm -50dB <br> (near silence) | 1 kHz Sinusoid | 7.6 | 1.8 | 4.8 | 0.4 | 14.6 |
| Playback to Headphone 32ohm -24dB <br> (0.1mW/channel) | 1 kHz Sinusoid | 7.6 | 5.9 | 4.8 | 0.4 | 18.7 |
| Playback to Headphone 32ohm -11dB <br> (2mW/channel) | 1 kHz Sinusoid | 7.6 | 22.3 | 4.8 | 0.4 | 35.1 |

Table 2 Power Consumption for 3.0v / 1.8v Supplies

## Notes:

1. All figures are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Slave Mode, fs $=48 \mathrm{kHz}, \mathrm{MCLK}=12.288 \mathrm{MHz}$ (256fs),
2. The power dissipated in the headphone is not included in the above table.

WM8988

## SIGNAL TIMING REQUIREMENTS

## SYSTEM CLOCK TIMING



Figure 1 System Clock Timing Requirements

## Test Conditions

CLKDIV2 $=0$, DCVDD $=1.42 \mathrm{~V}, \mathrm{DBVDD}=3.3 \mathrm{~V}, \mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$,
Slave Mode fs $=48 \mathrm{kHz}, \mathrm{MCLK}=384 \mathrm{fs}$, 24 -bit data, unless otherwise stated.

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: |
| System Clock Timing Information |  |  |  |  |  |
| MCLK System clock pulse width high | $\mathrm{T}_{\text {MCLKL }}$ | 21 |  |  | ns |
| MCLK System clock pulse width low | $\mathrm{T}_{\text {MCLKH }}$ | 21 |  |  | ns |
| MCLK System clock cycle time | $\mathrm{T}_{\text {MCLK }}$ | 54 |  |  | ns |
| MCLK duty cycle | $\mathrm{T}_{\text {MCLKDS }}$ | $60: 40$ |  | $40: 60$ |  |

## Test Conditions

CLKDIV2=1, DCVDD $=1.42 \mathrm{~V}, \mathrm{DBVDD}=3.3 \mathrm{~V}, \mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$,
Slave Mode fs $=48 \mathrm{kHz}$, MCLK $=384 \mathrm{fs}$, 24 -bit data, unless otherwise stated.

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
| :--- | :--- | :--- | :--- | :--- | :---: |
| System Clock Timing Information | $T_{\text {MCLKL }}$ | 10 |  |  | ns |
| MCLK System clock pulse width high | $T_{\text {MCLKH }}$ | $T_{\text {MCLK }}$ | 10 |  |  |
| MCLK System clock pulse width low | 27 |  |  | ns |  |
| MCLK System clock cycle time |  |  |  |  |  |

WM8988

AUDIO INTERFACE TIMING - MASTER MODE


Figure 2 Digital Audio Data Timing - Master Mode

## Test Conditions

DCVDD $=1.42 \mathrm{~V}, \mathrm{DBVDD}=3.3 \mathrm{~V}, \mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$,
Slave Mode, $\mathrm{fs}=48 \mathrm{kHz}, \mathrm{MCLK}=256 \mathrm{fs}$, 24 -bit data, unless otherwise stated

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit Clock Timing Information |  |  |  |  |  |
| BCLK rise time (10pF load) | $\mathrm{t}_{\text {BCLKR }}$ |  |  | 3 | ns |
| BCLK fall time (10pF load) | $\mathrm{t}_{\text {BCLKF }}$ |  |  | 3 | ns |
| BCLK duty cycle (normal mode, BCLK = MCLK/n) | $\mathrm{t}_{\text {BCLK }}$ |  | 50:50 |  |  |
| BCLK duty cycle (USB mode, BCLK = MCLK) | $\mathrm{t}_{\text {BCLKDS }}$ |  | $\mathrm{T}_{\text {MCLKDS }}$ |  |  |
| Audio Data Input Timing Information |  |  |  |  |  |
| DACLRC propagation delay from BCLK falling edge | $\mathrm{t}_{\mathrm{DL}}$ |  |  | 10 | ns |
| ADCDAT propagation delay from BCLK falling edge | $\mathrm{t}_{\text {DDA }}$ |  |  | 10 | ns |
| DACDAT setup time to BCLK rising edge | $\mathrm{t}_{\text {DST }}$ | 10 |  |  | ns |
| DACDAT hold time from BCLK rising edge | $\mathrm{t}_{\text {DHT }}$ | 10 |  |  | ns |

AUDIO INTERFACE TIMING - SLAVE MODE


Figure 3 Digital Audio Data Timing - Slave Mode

## Test Conditions

DCVDD $=1.42 \mathrm{~V}, \mathrm{DBVDD}=3.3 \mathrm{~V}, \mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$,
Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Audio Data Input Timing Information | $\mathrm{t}_{\mathrm{BCY}}$ | 50 |  |  |  |
| BCLK cycle time | $\mathrm{t}_{\mathrm{BCH}}$ | ns |  |  |  |
| BCLK pulse width high | $\mathrm{t}_{\mathrm{BCL}}$ | 20 |  |  |  |
| BCLK pulse width low | $\mathrm{t}_{\mathrm{LRS}}$ | 20 |  | ns |  |
| DACLRC set-up time to BCLK rising edge | $\mathrm{t}_{\mathrm{LRH}}$ | 10 |  | ns |  |
| DACLRC hold time from BCLK rising edge | $\mathrm{t}_{\mathrm{DH}}$ | 10 |  | ns |  |
| DACDAT hold time from BCLK rising edge | 10 |  | ns |  |  |
| ADCDAT propagation delay from BCLK falling edge | $\mathrm{t}_{\mathrm{DD}}$ |  | ns |  |  |

## Note:

BCLK period should always be greater than or equal to MCLK period.

CONTROL INTERFACE TIMING - 3-WIRE MODE


Figure 4 Control Interface Timing - 3-Wire Serial Control Mode

Test Conditions
DCVDD $=1.42 \mathrm{~V}, \mathrm{DBVDD}=3.3 \mathrm{~V}, \mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$,
Slave Mode, fs $=48 \mathrm{kHz}, \mathrm{MCLK}=256 \mathrm{fs}$, 24 -bit data, unless otherwise stated.

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Program Register Input Information |  |  |  |  |  |
| SCLK rising edge to CSB rising edge | $\mathrm{t}_{\text {scs }}$ | 80 |  |  | ns |
| SCLK pulse cycle time | $\mathrm{t}_{\text {scy }}$ | 200 |  |  | ns |
| SCLK pulse width low | $\mathrm{t}_{\text {SCL }}$ | 80 |  |  | ns |
| SCLK pulse width high | $\mathrm{tsch}^{\text {d }}$ | 80 |  |  | ns |
| SDIN to SCLK set-up time | $\mathrm{t}_{\text {DSU }}$ | 40 |  |  | ns |
| SCLK to SDIN hold time | $\mathrm{t}_{\text {DHO }}$ | 40 |  |  | ns |
| CSB pulse width low | $\mathrm{t}_{\text {csL }}$ | 40 |  |  | ns |
| CSB pulse width high | $\mathrm{t}_{\text {csi }}$ | 40 |  |  | ns |
| CSB rising to SCLK rising | tcss | 40 |  |  | ns |
| Pulse width of spikes that will be suppressed | $\mathrm{t}_{\mathrm{ps}}$ | 0 |  | 5 | ns |

## CONTROL INTERFACE TIMING - 2-WIRE MODE



Figure 5 Control Interface Timing - 2-Wire Serial Control Mode

Test Conditions
DCVDD $=1.42 \mathrm{~V}, \mathrm{DBVDD}=3.3 \mathrm{~V}, \mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$,
Slave Mode, fs $=48 \mathrm{kHz}, \mathrm{MCLK}=256 \mathrm{fs}$, 24 -bit data, unless otherwise stated.

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Program Register Input Information |  |  |  |  |  |
| SCLK Frequency |  | 0 |  | 526 | kHz |
| SCLK Low Pulse-Width | $\mathrm{t}_{1}$ | 1.3 |  |  | us |
| SCLK High Pulse-Width | $\mathrm{t}_{2}$ | 600 |  |  | ns |
| Hold Time (Start Condition) | $t_{3}$ | 600 |  |  | ns |
| Setup Time (Start Condition) | $\mathrm{t}_{4}$ | 600 |  |  | ns |
| Data Setup Time | $\mathrm{t}_{5}$ | 100 |  |  | ns |
| SDIN, SCLK Rise Time | $\mathrm{t}_{6}$ |  |  | 300 | ns |
| SDIN, SCLK Fall Time | $\mathrm{t}_{7}$ |  |  | 300 | ns |
| Setup Time (Stop Condition) | $\mathrm{t}_{8}$ | 600 |  |  | ns |
| Data Hold Time | $\mathrm{t}_{9}$ |  |  | 900 | ns |
| Pulse width of spikes that will be suppressed | $\mathrm{t}_{\mathrm{ps}}$ | 0 |  | 5 | ns |

WM8988

## INTERNAL POWER ON RESET CIRCUIT



Figure 6 Internal Power on Reset Circuit Schematic

The WM8988 includes an internal Power-On-Reset Circuit, as shown in Figure 6, which is used to reset the digital logic into a default state after power up. The power on reset circuit is powered from DCVDD and monitors DCVDD and AVDD. It asserts PORB low if DCVDD or AVDD are below a minimum threshold.


Figure 7 Typical Power-Up Sequence

Figure 7 shows a typical power-up sequence. When DCVDD and AVDD rise above the minimum thresholds, Vpord_dcvdd and Vpord_avdd, there is enough voltage for the circuit to guarantee the Power on Reset is asserted low and the chip is held in reset. In this condition, all writes to the control interface are ignored. When DCVDD rises to Vpor_dcvdd_on and AVDD rises to Vpor_avdd_on, PORB is released high and all registers are in their default state and writes to the control interface may take place. If DCVDD and AVDD rise at different rates then PORB will only be released when DCVDD and AVDD have both exceeded the Vpor dcvdd on and Vpor avdd on thresholds.

On power down, PORB is asserted low whenever DCVDD drops below the minimum threshold Vpor_dcvdd_off or AVDD drops below the minimum threshold Vpor_avdd_off.

| SYMBOL | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {pord_devdd }}$ | 0.4 | 0.6 | 0.8 | V |
| $\mathrm{~V}_{\text {por_devdd_on }}$ | 0.9 | 1.26 | 1.6 | V |
| $\mathrm{~V}_{\text {por_avdd_on }}$ | 0.5 | 0.7 | 0.9 | V |
| $\mathrm{~V}_{\text {por__avdd_off }}$ | 0.4 | 0.6 | 0.8 | V |

Table 3 Typical POR Operation (typical values, not tested)

## DEVICE DESCRIPTION

## INTRODUCTION

The WM8988 is a low power audio CODEC offering a combination of high quality audio, advanced features, low power and small size. These characteristics make it ideal for portable digital audio applications such as MP3 and minidisk player / recorders. Stereo 24 -bit multi-bit delta sigma ADCs and DACs are used with oversampling digital interpolation and decimation filters.

The device includes three stereo analogue inputs that can be switched internally. Each can be used as either a line level input or microphone input and LINPUT1/RINPUT1 and LINPUT2/RINPUT2 can be configured as mono differential inputs. A programmable gain amplifier with automatic level control (ALC) keeps the recording volume constant. The on-chip stereo ADC and DAC are of a high quality using a multi-bit, low-order oversampling architecture to deliver optimum performance with low power consumption.

The DAC output signal first enters an analogue mixer where an analogue input and/or the post-ALC signal can be added to it. This mix is available on line and headphone outputs.

The WM8988 has a configurable digital audio interface where ADC data can be read and digital audio playback data fed to the DAC. It supports a number of audio data formats including I²S, DSP Mode (a burst mode in which frame sync plus 2 data packed words are transmitted), MSB-First, left justified and can operate in master or slave modes.

The WM8988 uses a unique clocking scheme that can generate many commonly used audio sample rates from either a 12.00 MHz USB clock or an industry standard $256 / 384$ fs clock. This feature eliminates the common requirement for an external phase-locked loop (PLL) in applications where the master clock is not an integer multiple of the sample rate. Sample rates of $8 \mathrm{kHz}, 11.025 \mathrm{kHz}, 12 \mathrm{kHz}$, $16 \mathrm{kHz}, 22.05 \mathrm{kHz}, 24 \mathrm{kHz}, 32 \mathrm{kHz}, 44.1 \mathrm{kHz}, 48 \mathrm{kHz}, 88.2 \mathrm{kHz}$ and 96 kHz can be generated. The digital filters used for recording and playback are optimised for each sampling rate used.

To allow full software control over all its features, the WM8988 offers a choice of 2 or 3 wire MPU control interface. It is fully compatible and an ideal partner for a wide range of industry standard microprocessors, controllers and DSPs.

The design of the WM8988 has given much attention to power consumption without compromising performance. It operates at very low voltages, and includes the ability to power off parts of the circuitry under software control, including standby and power off modes.

## INPUT SIGNAL PATH

The input signal path for each channel consists of a switch to select between three analogue inputs, followed by a PGA (programmable gain amplifier) and an optional microphone gain boost. A differential input of either (LINPUT1 - RINPUT1) or (LINPUT2 - RINPUT2) may also be selected. The gain of the PGA can be controlled either by the user or by the on-chip ALC function (see Automatic Level Control).

The signal then enters an ADC where it is digitised. Alternatively, the two channels can also be mixed in the analogue domain and digitised in one ADC while the other ADC is switched off. The mono-mix signal appears on both digital output channels.

## SIGNAL INPUTS

The WM8988 has two sets of high impedance, low capacitance AC coupled analogue inputs, LINPUT1/RINPUT1 and LINPUT2/RINPUT2. Inputs can be configured as microphone or line level by enabling or disabling the microphone gain boost.

LINSEL and RINSEL control bits (see Table 4) are used to select independently between external inputs and internally generated differential products (LINPUT1-RINPUT1 or LINPUT2-RINPUT2). The choice of differential signal, LINPUT1-RINPUT1 or LINPUT2-RINPUT2 is made using DS (refer to Table 6).

As an example, the WM8988 can be set up to convert one differential and one single ended mono signal by applying the differential signal to LINPUT1/RINPUT1 and the single ended signal to

RINPUT2. By setting LINSEL to L-R Differential (see Table 4), DS to LINPUT1 - RINPUT1 (see Table 6) and RINSEL to RINPUT2, each mono signal can then be routed to a separate ADC or Bypass path.

The signal inputs are biased internally to the reference voltage VREF. Whenever the line inputs are muted or the device placed into standby mode, the inputs are kept biased to VREF using special antithump circuitry. This reduces any audible clicks that may otherwise be heard when changing inputs.

## DC MEASUREMENT

For DC measurements (for example, battery voltage monitoring), the input signal at the LINPUT1 and/or RINPUT1 pins can be taken directly into the respective ADC, bypassing both PGA and microphone boost. The ADC output then becomes unsigned relative to AVDD, instead of being a signed (two's complement) number relative to VREF. Setting L/RDCM will override L/RINSEL. The input range for dc measurement is AGND to AVDD.

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R32 (20h) <br> ADC Signal <br> Path Control <br> (Left) | 7:6 | LINSEL | 00 | Left Channel Input Select $00 \text { = LINPUT1 }$ <br> 01 = LINPUT2 <br> $10=$ Reserved <br> 11 = L-R Differential (either LINPUT1- <br> RINPUT1 or LINPUT2-RINPUT2, <br> selected by DS) |
|  | 5:4 | LMICBOOST | 00 | Left Channel Microphone Gain Boost $00=$ Boost off (bypassed) <br> $01=13 \mathrm{~dB}$ boost <br> $10=20 \mathrm{~dB}$ boost <br> $11=29 \mathrm{~dB}$ boost |
| R33 (21h) <br> ADC Signal <br> Path Control <br> (Right) | 7:6 | RINSEL | 00 | Right Channel Input Select <br> $00=$ RINPUT1 <br> 01 = RINPUT2 <br> $10=$ Reserved <br> 11 = L-R Differential (either LINPUT1- <br> RINPUT1 or LINPUT2-RINPUT2, <br> selected by DS) |
|  | 5:4 | RMICBOOST | 00 | Right Channel Microphone Gain Boost <br> $00=$ Boost off (bypassed) <br> $01=13 \mathrm{~dB}$ boost <br> $10=20 \mathrm{~dB}$ boost <br> $11=29 \mathrm{~dB}$ boost |

Table 4 Input Software Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :--- | :---: | :--- | :---: | :---: |
| R31 (1Fh) <br> ADC input Mode | 5 | RDCM | 0 | Right Channel DC Measurement <br> $0=$ Normal Operation, PGA Enabled <br> $1=$ Measure DC level on RINPUT1 |
|  | 4 | LDCM | 0 | Left Channel DC Measurement <br> $0=$ Normal Operation, PGA Enabled <br> $1=$ Measure DC level on LINPUT1 |

Table 5 DC Measurement Select

WM8988

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :--- | :---: | :---: | :---: | :--- |
| R31 (1Fh) <br> ADC Input Mode | 8 | DS | 0 | Differential input select <br> 0: LINPUT1 - RINPUT1 <br> $1:$ LINPUT2 - RINPUT2 |

Table 6 Differential Input Select

## MONO MIXING

The stereo ADC can operate as a stereo or mono device, or the two channels can be mixed to mono, either in the analogue domain (i.e. before the ADC) or in the digital domain (after the ADC). MONOMIX selects the mode of operation. For analogue mono mix either the left or right channel ADC can be used, allowing the unused ADC to be powered off or used for a dc measurement conversion. The user also has the flexibility to select the data output from the audio interface using DATSEL. The default is for left and right channel ADC data to be output, but the interface may also be configured so that e.g. left channel ADC data is output as both left and right data for when an analogue mono mix is selected.

Note: If DC measurement is selected this overrides the MONOMIX selection.

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :--- | :--- | :--- | :---: | :--- |
| R31 (1Fh) | $7: 6$ | MONOMIX | 00 | 00: Stereo <br> ADC input <br> Mode |
|  |  |  |  | 01: Analogue Mono Mix (using left ADC) <br> 10: Analogue Mono Mix (using right ADC) |
|  |  |  | 11: Digital Mono Mix |  |

Table 7 Mono Mixing

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :--- | :--- | :--- | :---: | :--- |
| R23 (17h) | $3: 2$ | DATSEL | 00 | 00: left data=left ADC; right data = right ADC <br> Additional <br> Control (1) |
|  |  |  |  | 01: left data = left ADC; right data $=$ left ADC <br> 10: left data $=$ right ADC; right data $=$ right |
|  |  |  | ADC <br> 11: left data = right ADC; right data $=$ left <br> ADC |  |

Table 8 ADC Data Output Configuration

## PGA CONTROL

The PGA matches the input signal level to the ADC input range. The PGA gain is logarithmically adjustable from +30 dB to -17.25 dB in 0.75 dB steps. Each PGA can be controlled either by the user or by the ALC function (see Automatic Level Control). When ALC is enabled for one or both channels, then writing to the corresponding PGA control register has no effect.

The gain is independently adjustable on both Right and Left Line Inputs. Additionally, by controlling the register bits LIVU and RIVU, the left and right gain settings can be simultaneously updated. Setting the LZCEN and RZCEN bits enables a zero-cross detector which ensures that PGA gain changes only occur when the signal is at zero, eliminating any zipper noise. If zero cross is enabled a timeout is also available to update the gain if a zero cross does not occur. This function may be enabled by setting TOEN in register R23 (17h).

The inputs can also be muted in the analogue domain under software control. The software control registers are shown in Table 9. If zero crossing is enabled, it is necessary to enable zero cross timeout to un-mute the input PGAs. This is because their outputs will not cross zero when muted. Alternatively, zero cross can be disabled before sending the un-mute command.

WM8988

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R0 (00h) <br> Left Channel PGA | 8 | LIVU | 0 | Left Volume Update <br> 0 = Store LINVOL in intermediate latch (no gain change) <br> 1 = Update left and right channel gains (left = LINVOL, right = intermediate latch) |
|  | 7 | LINMUTE | 1 | Left Channel Input Analogue Mute <br> 1 = Enable Mute <br> 0 = Disable Mute <br> Note: LIVU must be set to un-mute. |
|  | 6 | LZCEN | 0 | Left Channel Zero Cross Detector <br> 1 = Change gain on zero cross only <br> $0=$ Change gain immediately |
|  | 5:0 | $\begin{aligned} & \text { LINVOL } \\ & {[5: 0]} \end{aligned}$ | 010111 <br> ( OdB ) | Left Channel Input Volume Control $\begin{aligned} & 111111=+30 \mathrm{~dB} \\ & 111110=+29.25 \mathrm{~dB} \end{aligned}$ <br> . 0.75 dB steps down to $000000=-17.25 \mathrm{~dB}$ |
| R1 (01h) <br> Right Channel PGA | 8 | RIVU | 0 | Right Volume Update <br> 0 = Store RINVOL in intermediate latch (no gain change) <br> 1 = Update left and right channel gains (right = RINVOL, left = intermediate latch) |
|  | 7 | RINMUTE | 1 | Right Channel Input Analogue Mute 1 = Enable Mute 0 = Disable Mute <br> Note: RIVU must be set to un-mute. |
|  | 6 | RZCEN | 0 | Right Channel Zero Cross Detector <br> 1 = Change gain on zero cross only <br> 0 = Change gain immediately |
|  | 5:0 | $\begin{aligned} & \text { RINVOL } \\ & \text { [5:0] } \end{aligned}$ | 010111 <br> ( OdB ) | Right Channel Input Volume Control $\begin{aligned} & 111111=+30 \mathrm{~dB} \\ & 111110=+29.25 \mathrm{~dB} \end{aligned}$ <br> . 0.75 dB steps down to $000000=-17.25 \mathrm{~dB}$ |
| R23 (17h) <br> Additional Control (1) | 0 | TOEN | 0 | Timeout Enable <br> 0 : Timeout Disabled <br> 1 : Timeout Enabled |

Table 9 Input PGA Software Control

## ANALOGUE TO DIGITAL CONVERTER (ADC)

The WM8988 uses a multi-bit, oversampled sigma-delta ADC for each channel. The use of multi-bit feedback and high oversampling rates reduces the effects of jitter and high frequency noise. The ADC Full Scale input level is proportional to AVDD. With a 3.3 V supply voltage, the full scale level is 1.0 Volts r.m.s. Any voltage greater than full scale may overload the ADC and cause distortion.

## ADC DIGITAL FILTER

The ADC filters perform true 24 -bit signal processing to convert the raw multi-bit oversampled data from the ADC to the correct sampling frequency to be output on the digital audio interface. The digital filter path is illustrated in Figure 8.


Figure 8 ADC Digital Filter

The ADC digital filters contain a digital high-pass filter, selectable via software control. The high-pass filter response is detailed in the Digital Filter Characteristics section. When the high-pass filter is enabled the DC offset is continuously calculated and subtracted from the input signal. By setting HPOR, the last calculated DC offset value is stored when the high-pass filter is disabled and will continue to be subtracted from the input signal. If the DC offset is changed, the stored and subtracted value will not change unless the high-pass filter is enabled. This feature can be used for calibration purposes. In addition the high-pass filter may be enabled separately on the left and right channels (see Table 11).

The output data format can be programmed by the user to accommodate stereo or monophonic recording on both inputs. The polarity of the output signal can also be changed under software control. The software control is shown in Table 10.

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :--- | :---: | :--- | :---: | :--- |
| R5 (05h) <br> ADC and DAC <br> Control | $6: 5$ | ADCPOL <br> $[1: 0]$ | 00 | $00=$ Polarity not inverted <br> $01=L$ polarity invert <br> $10=R$ polarity invert <br> $11=L$ and $R$ polarity invert |
|  | 4 | HPOR | 0 | Store dc offset when high-pass <br> filter disabled <br> $1=$ store offset <br> $0=$ clear offset |
| R27 (1Bh) | 5 | HPFLREN | 0 | ADCHPD and HPFLREN together <br> determine high-pass filter <br> behaviour (see Table 11) |

Table 10 ADC Signal Path Control

| HPFLREN | ADCHPD | LEFT CHANNEL | RIGHT CHANNEL |
| :---: | :---: | :---: | :---: |
| 0 | 0 | HPF ON | HPF ON |
| 0 | 1 | HPF OFF | HPF OFF |
| 1 | 0 | HPF ON | HPF OFF |
| 1 | 1 | HPF OFF | HPF ON |

Table 11 ADC High Pass Filter Modes

## DIGITAL ADC VOLUME CONTROL

The output of the ADCs can be digitally amplified or attenuated over a range from -97 dB to +30 dB in 0.5 dB steps. The volume of each channel can be controlled separately. The gain for a given eight-bit code $X$ is given by:
$0.5 \times(\mathrm{X}-195) \mathrm{dB}$ for $1 \leq \mathrm{X} \leq 255$; MUTE for $\mathrm{X}=0$
The LAVU and RAVU control bits control the loading of digital volume control data. When LAVU or RAVU are set to 0 , the LADCVOL or RADCVOL control data will be loaded into the respective control register, but will not actually change the digital gain setting. Both left and right gain settings are updated when either LAVU or RAVU are set to 1 . This makes it possible to update the gain of both channels simultaneously.

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R21 (15h) <br> Left ADC <br> Digital Volume | 7:0 | LADCVOL [7:0] | $\begin{gathered} 11000011 \\ (0 \mathrm{~dB}) \end{gathered}$ | Left ADC Digital Volume Control $00000000=$ Digital Mute $00000001=-97 \mathrm{~dB}$ $00000010=-96.5 \mathrm{~dB}$ ... 0.5 dB steps up to $11111111=+30 \mathrm{~dB}$ |
|  | 8 | LAVU | 0 | Left ADC Volume Update <br> $0=$ Store LADCVOL in intermediate latch (no gain change) <br> 1 = Update left and right channel gains (left = LADCVOL, right = intermediate latch) |
| R22 (16h) <br> Right ADC Digital Volume | 7:0 | RADCVOL [7:0] | $\begin{gathered} 11000011 \\ (0 \mathrm{OB}) \end{gathered}$ | Right ADC Digital Volume Control $00000000=$ Digital Mute <br> $00000001=-97 \mathrm{~dB}$ <br> $00000010=-96.5 \mathrm{~dB}$ <br> ... 0.5 dB steps up to <br> $11111111=+30 \mathrm{~dB}$ |
|  | 8 | RAVU | 0 | Right ADC Volume Update $0=$ Store RADCVOL in intermediate latch (no gain change) <br> 1 = Update left and right channel gains (left = intermediate latch, right = RADCVOL) |

Table 12 ADC Digital Volume Control

WM8988

## AUTOMATIC LEVEL CONTROL (ALC)

The WM8988 has an automatic level control that aims to keep a constant recording volume irrespective of the input signal level. This is achieved by continuously adjusting the PGA gain so that the signal level at the ADC input remains constant. A digital peak detector monitors the ADC output and changes the PGA gain if necessary. Note that when the ALC function is enabled, the settings of registers 0 and 1 (LINVOL, LIVU, LIZC, LINMUTE, RINVOL, RIVU, RIZC and RINMUTE) are ignored.


Figure 9 ALC Operation

The ALC function is enabled using the ALCSEL control bits. When enabled, the recording volume can be programmed between -6 dB and -28.5 dB (relative to ADC full scale) using the ALCL register bits. An upper limit for the PGA gain can be imposed by setting the MAXGAIN control bits.

HLD, DCY and ATK control the hold, decay and attack times, respectively:
Hold time is the time delay between the peak level detected being below target and the PGA gain beginning to ramp up. It can be programmed in power-of-two ( $2^{n}$ ) steps, e.g. $2.67 \mathrm{~ms}, 5.33 \mathrm{~ms}$, 10.67 ms etc. up to 43.7 s . Alternatively, the hold time can also be set to zero. The hold time only applies to gain ramp-up, there is no delay before ramping the gain down when the signal level is above target.

Decay (Gain Ramp-Up) Time is the time that it takes for the PGA gain to ramp up across $90 \%$ of its range (e.g. from -15 B up to 27.75 dB ). The time it takes for the recording level to return to its target value therefore depends on both the decay time and on the gain adjustment required. If the gain adjustment is small, it will be shorter than the decay time. The decay time can be programmed in power-of-two $\left(2^{n}\right)$ steps, from $24 \mathrm{~ms}, 48 \mathrm{~ms}, 96 \mathrm{~ms}$, etc. to 24.58 s .

Attack (Gain Ramp-Down) Time is the time that it takes for the PGA gain to ramp down across $90 \%$ of its range (e.g. from 27.75 dB down to -15 B gain). The time it takes for the recording level to return to its target value therefore depends on both the attack time and on the gain adjustment required. If the gain adjustment is small, it will be shorter than the attack time. The attack time can be programmed in power-of-two $\left(2^{n}\right)$ steps, from $6 \mathrm{~ms}, 12 \mathrm{~ms}, 24 \mathrm{~ms}$, etc. to 6.14 s .

When operating in stereo, the peak detector takes the maximum of left and right channel peak values, and any new gain setting is applied to both left and right PGAs, so that the stereo image is preserved. However, the ALC function can also be enabled on one channel only. In this case, only one PGA is controlled by the ALC mechanism, while the other channel runs independently with its PGA gain set through the control register.

When one ADC channel is unused or used for DC measurement, the peak detector disregards that channel. The ALC function can also operate when the two ADC outputs are mixed to mono in the digital domain, but not if they are mixed to mono in the analogue domain, before entering the ADCs.

WM8988

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R17 (11h) <br> ALC Control 1 | 8:7 | ALCSEL <br> [1:0] | $\begin{gathered} 00 \\ (\mathrm{OFF}) \end{gathered}$ | ALC function select <br> $00=$ ALC off (PGA gain set by register) <br> 01 = Right channel only <br> 10 = Left channel only <br> 11 = Stereo (PGA registers unused) <br> Note: ensure that LINVOL and RINVOL <br> settings (reg. 0 and 1) are the same before entering this mode. |
|  | 6:4 | MAXGAIN [2:0] | $\begin{gathered} 111 \\ (+30 \mathrm{~dB}) \end{gathered}$ | Set Maximum Gain of PGA $\begin{aligned} & 111:+30 \mathrm{~dB} \\ & 110:+24 \mathrm{~dB} \end{aligned}$ ....(-6dB steps) <br> 001:-6dB <br> 000:-12dB |
|  | 3:0 | $\begin{aligned} & \text { ALCL } \\ & {[3: 0]} \end{aligned}$ | $\begin{gathered} 1011 \\ (-12 \mathrm{~dB}) \end{gathered}$ | ALC target - sets signal level at ADC input $\begin{aligned} & 0000=-28.5 \mathrm{~dB} \mathrm{FS} \\ & 0001=-27.0 \mathrm{~dB} \mathrm{FS} \end{aligned}$ <br> ... ( 1.5 dB steps) <br> $1110=-7.5 \mathrm{~dB}$ FS <br> $1111=-6 \mathrm{~dB}$ FS |
| R18 (12h) ALC Control 2 | 7 | ALCZC | $\begin{gathered} 0 \text { (zero } \\ \text { cross off) } \end{gathered}$ | ALC uses zero cross detection circuit. |
|  | 3:0 | $\begin{aligned} & \text { HLD } \\ & {[3: 0]} \end{aligned}$ | $\begin{aligned} & 0000 \\ & \text { (0ms) } \end{aligned}$ | ALC hold time before gain is increased. $\begin{aligned} & 0000=0 \mathrm{~ms} \\ & 0001=2.67 \mathrm{~ms} \\ & 0010=5.33 \mathrm{~ms} \end{aligned}$ <br> ... (time doubles with every step) $1111=43.7 \mathrm{~s}$ |
| R19 (13h) <br> ALC Control 3 | 7:4 | $\begin{aligned} & \mathrm{DCY} \\ & {[3: 0]} \end{aligned}$ | $\begin{gathered} 0011 \\ (192 \mathrm{~ms}) \end{gathered}$ | ALC decay (gain ramp-up) time $\begin{aligned} & 0000=24 \mathrm{~ms} \\ & 0001=48 \mathrm{~ms} \\ & 0010=96 \mathrm{~ms} \end{aligned}$ <br> ... (time doubles with every step) 1010 or higher $=24.58 \mathrm{~s}$ |
|  | 3:0 | $\begin{aligned} & \text { ATK } \\ & {[3: 0]} \end{aligned}$ | $\begin{gathered} 0010 \\ (24 \mathrm{~ms}) \end{gathered}$ | ALC attack (gain ramp-down) time $\begin{aligned} & 0000=6 \mathrm{~ms} \\ & 0001=12 \mathrm{~ms} \\ & 0010=24 \mathrm{~ms} \end{aligned}$ <br> ... (time doubles with every step) 1010 or higher $=6.14 \mathrm{~s}$ |

Table 13 ALC Control

## PEAK LIMITER

To prevent clipping when a large signal occurs just after a period of quiet, the ALC circuit includes a limiter function. If the ADC input signal exceeds $87.5 \%$ of full scale ( -1.16 dB ), the PGA gain is ramped down at the maximum attack rate (as when ATK = 0000), until the signal level falls below $87.5 \%$ of full scale. This function is automatically enabled whenever the ALC is enabled.

## Note:

If ATK $=0000$, then the limiter makes no difference to the operation of the ALC. It is designed to prevent clipping when long attack times are used.

## NOISE GATE

When the signal is very quiet and consists mainly of noise, the ALC function may cause "noise pumping", i.e. loud hissing noise during silence periods. The WM8988 has a noise gate function that prevents noise pumping by comparing the signal level at the LINPUT1/2 and/or RINPUT1/2 pins against a noise gate threshold, NGTH. The noise gate cuts in when:

- $\quad$ Signal level at ADC [dB] < NGTH [dB] + PGA gain [dB] + Mic Boost gain [dB]

This is equivalent to:

- $\quad$ Signal level at input pin [dB] < NGTH [dB]

The ADC output can then either be muted or alternatively, the PGA gain can be held constant (preventing it from ramping up as it normally would when the signal is quiet).

The table below summarises the noise gate control register. The NGTH control bits set the noise gate threshold with respect to the ADC full-scale range. The threshold is adjusted in 1.5 dB steps. Levels at the extremes of the range may cause inappropriate operation, so care should be taken with set-up of the function. Note that the noise gate only works in conjunction with the ALC function, and always operates on the same channel(s) as the ALC (left, right, both, or none).

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R20 (14h) <br> Noise Gate <br> Control | 7:3 | NGTH [4:0] | 00000 | Noise gate threshold  <br> 13  <br> 13  <br> $-76.5 \mathrm{dBfs}$  <br> $\ldots 1.5 \mathrm{~dB}$  <br> $\ldots \mathrm{steps}$  <br> 11110 $\quad-31.5 \mathrm{dBfs} \mathrm{dBs}$. |
|  | 2:1 | $\begin{aligned} & \text { NGG } \\ & {[1: 0]} \end{aligned}$ | 00 | Noise gate type <br> X0 $=$ PGA gain held constant <br> 01 = mute ADC output <br> 11 = reserved (do not use this setting) |
|  | 0 | NGAT | 0 | Noise gate function enable $\begin{aligned} & 1=\text { enable } \\ & 0=\text { disable } \end{aligned}$ |

Table 14 Noise Gate Control

## Note:

The performance of the ADC may degrade at high input signal levels if the monitor bypass mux is selected with MIC boost and ALC enabled.

