



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

# ***Multi-channel Audio Hub CODEC for Smartphones***

## **DESCRIPTION**

The WM8994 is a highly integrated ultra-low power hi-fi CODEC designed for smartphones and other portable devices rich in multimedia features.

An integrated stereo class D/AB speaker driver and class W headphone driver minimize power consumption during audio playback.

The device requires only two voltage supplies, with all other internal supply rails generated from integrated LDOs.

Stereo full duplex asynchronous sample rate conversion and multi-channel digital mixing combined with powerful analogue mixing allow the device to support a huge range of different architectures and use cases.

A fully programmable parametric EQ provides speaker compensation and a dynamic range controller can be used in the ADC or DAC paths for maintaining a constant signal level, maximizing loudness and protecting speakers against overloading and clipping.

A smart digital microphone interface provides power regulation, a low jitter clock output and decimation filters for up to four digital microphones. A MIC activity detect with interrupt is available.


Fully differential internal architecture and on-chip RF noise filters ensure a very high degree of noise immunity. Active ground loop noise rejection and DC offset correction help prevent pop noise and suppress ground noise on the headphone outputs.

## FEATURES

- Hi-fi 24-bit 4-channel DAC and 2-channel ADC
  - 100dB SNR during DAC playback ('A' weighted)
  - Smart MIC interface
    - Power, clocking and data input for up to four digital MICs
    - High performance analogue MIC interface
    - MIC activity detect & interrupt allows processor to sleep
  - 2W stereo (2 x 2W) class D/AB speaker driver
  - Capless Class W headphone drivers
    - Integrated charge pump
    - 5.3mW total power for DAC playback to headphones
  - 4 Line outputs (single-ended or differential)
  - BTL Earpiece driver
  - Digital audio interfaces for multi-processor architecture
    - Asynchronous stereo duplex sample rate conversion
    - Powerful mixing and digital loopback functions
  - ReTune™ Mobile 5-band, 6-channel parametric EQ
  - Programmable dynamic range controller
  - Dual FLL provides all necessary clocks
    - Self-clocking modes allow processor to sleep
    - All standard sample rates from 8kHz to 96kHz
  - Active noise reduction circuits
    - DC offset correction removes pops and clicks
    - Ground loop noise cancellation
  - Integrated LDO regulators
  - 72-ball W-CSP package (4.521 x 4.033 x 0.546mm)

## APPLICATIONS

- Smartphones and music phones
  - Portable navigation
  - Tablets
  - eBooks
  - Portable Media Players



---

## TABLE OF CONTENTS

|   |           |
|---|-----------|
| <b>DESCRIPTION.....</b>                         | <b>1</b>  |
| <b>FEATURES.....</b>                            | <b>1</b>  |
| <b>APPLICATIONS.....</b>                        | <b>1</b>  |
| <b>TABLE OF CONTENTS.....</b>                   | <b>2</b>  |
| <b>BLOCK DIAGRAM .....</b>                      | <b>6</b>  |
| <b>PIN CONFIGURATION .....</b>                  | <b>7</b>  |
| <b>ORDERING INFORMATION.....</b>                | <b>7</b>  |
| <b>PIN DESCRIPTION.....</b>                     | <b>8</b>  |
| <b>ABSOLUTE MAXIMUM RATINGS .....</b>           | <b>11</b> |
| <b>RECOMMENDED OPERATING CONDITIONS.....</b>    | <b>12</b> |
| <b>THERMAL PERFORMANCE.....</b>                 | <b>13</b> |
| <b>ELECTRICAL CHARACTERISTICS .....</b>         | <b>14</b> |
| INPUT SIGNAL LEVEL .....                        | 14        |
| INPUT PIN RESISTANCE.....                       | 15        |
| PROGRAMMABLE GAINS.....                         | 17        |
| OUTPUT DRIVER CHARACTERISTICS .....             | 18        |
| ADC INPUT PATH PERFORMANCE.....                 | 19        |
| DAC OUTPUT PATH PERFORMANCE.....                | 20        |
| BYPASS PATH PERFORMANCE.....                    | 23        |
| MULTI-PATH CROSSTALK .....                      | 25        |
| DIGITAL INPUT / OUTPUT.....                     | 27        |
| DIGITAL FILTER CHARACTERISTICS .....            | 27        |
| MICROPHONE BIAS CHARACTERISTICS.....            | 28        |
| MISCELLANEOUS CHARACTERISTICS .....             | 29        |
| TERMINOLOGY .....                               | 30        |
| <b>TYPICAL PERFORMANCE.....</b>                 | <b>31</b> |
| TYPICAL POWER CONSUMPTION .....                 | 31        |
| TYPICAL SIGNAL LATENCY.....                     | 32        |
| SPEAKER DRIVER PERFORMANCE .....                | 33        |
| <b>SIGNAL TIMING REQUIREMENTS .....</b>         | <b>34</b> |
| SYSTEMCLOCKS & FREQUENCY LOCKED LOOP (FLL)..... | 34        |
| AUDIO INTERFACE TIMING .....                    | 35        |
| DIGITAL MICROPHONE (DMIC) INTERFACE TIMING..... | 35        |
| DIGITAL AUDIO INTERFACE - MASTER MODE .....     | 36        |
| DIGITAL AUDIO INTERFACE - SLAVE MODE .....      | 37        |
| DIGITAL AUDIO INTERFACE - TDM MODE .....        | 38        |
| CONTROL INTERFACE TIMING .....                  | 39        |
| 2-WIRE (I <sub>2</sub> C) CONTROL MODE .....    | 39        |
| 3-WIRE (SPI) CONTROL MODE .....                 | 40        |
| 4-WIRE (SPI) CONTROL MODE .....                 | 41        |
| <b>DEVICE DESCRIPTION .....</b>                 | <b>42</b> |
| INTRODUCTION .....                              | 42        |
| ANALOGUE INPUT SIGNAL PATH .....                | 44        |
| MICROPHONE INPUTS .....                         | 45        |
| MICROPHONE BIAS CONTROL .....                   | 45        |
| MICROPHONE CURRENT DETECT .....                 | 46        |
| LINE AND VOICE CODEC INPUTS .....               | 47        |
| INPUT PGA ENABLE .....                          | 48        |
| INPUT PGA CONFIGURATION .....                   | 48        |


|   |      |
|---|------|
| INPUT PGA VOLUME CONTROL.....                           | .50  |
| INPUT MIXER ENABLE.....                                 | .53  |
| INPUT MIXER CONFIGURATION AND VOLUME CONTROL .....      | .53  |
| DIGITAL MICROPHONE INTERFACE .....                      | .57  |
| DIGITAL PULL-UP AND PULL-DOWN.....                      | .60  |
| ANALOGUE TO DIGITAL CONVERTER (ADC) .....               | .60  |
| ADC CLOCKING CONTROL .....                              | .61  |
| DIGITAL CORE ARCHITECTURE .....                         | .62  |
| DIGITAL MIXING.....                                     | .64  |
| AUDIO INTERFACE 1 (AIF1) OUTPUT MIXING.....             | .65  |
| DIGITAL SIDETONE MIXING.....                            | .66  |
| DIGITAL SIDETONE VOLUME AND FILTER CONTROL.....         | .66  |
| DAC OUTPUT DIGITAL MIXING.....                          | .69  |
| AUDIO INTERFACE 2 (AIF2) DIGITAL MIXING .....           | .70  |
| ULTRASONIC (4FS) AIF OUTPUT MODE.....                   | .70  |
| DYNAMIC RANGE CONTROL (DRC) .....                       | .72  |
| DRC COMPRESSION / EXPANSION / LIMITING.....             | .73  |
| GAIN LIMITS.....  | .75  |
| DYNAMIC CHARACTERISTICS .....                           | .75  |
| ANTI-CLIP CONTROL .....                                 | .75  |
| QUICK RELEASE CONTROL .....                             | .76  |
| SIGNAL ACTIVITY DETECT .....                            | .76  |
| DRC REGISTER CONTROLS.....                              | .76  |
| RETUNE MOBILE PARAMETRIC EQUALIZER (EQ) .....           | .86  |
| DEFAULT MODE (5-BAND PARAMETRIC EQ) .....               | .86  |
| RETUNE MOBILE MODE.....                                 | .89  |
| EQ FILTER CHARACTERISTICS .....                         | .90  |
| 3D STEREO EXPANSION .....                               | .91  |
| DIGITAL VOLUME AND FILTER CONTROL.....                  | .92  |
| AIF1 - OUTPUT PATH VOLUME CONTROL .....                 | .92  |
| AIF1 - OUTPUT PATH HIGH PASS FILTER.....                | .95  |
| AIF1 - INPUT PATH VOLUME CONTROL .....                  | .96  |
| AIF1 - INPUT PATH SOFT MUTE CONTROL .....               | .99  |
| AIF1 - INPUT PATH MONO MIX AND DE-EMPHASIS FILTER ..... | .100 |
| AIF2 - OUTPUT PATH VOLUME CONTROL .....                 | .101 |
| AIF2 - OUTPUT PATH HIGH PASS FILTER.....                | .102 |
| AIF2 - INPUT PATH VOLUME CONTROL .....                  | .103 |
| AIF2 - INPUT PATH SOFT MUTE CONTROL .....               | .103 |
| AIF2 - INPUT PATH MONO MIX AND DE-EMPHASIS FILTER ..... | .104 |
| DIGITAL TO ANALOGUE CONVERTER (DAC) .....               | .105 |
| DAC CLOCKING CONTROL .....                              | .105 |
| DAC DIGITAL VOLUME .....                                | .107 |
| DAC SOFT MUTE AND SOFT UN-MUTE .....                    | .110 |
| ANALOGUE OUTPUT SIGNAL PATH.....                        | .112 |
| OUTPUT SIGNAL PATHS ENABLE .....                        | .113 |
| HEADPHONE SIGNAL PATHS ENABLE .....                     | .115 |
| OUTPUT MIXER CONTROL .....                              | .117 |
| SPEAKER MIXER CONTROL .....                             | .121 |
| OUTPUT SIGNAL PATH VOLUME CONTROL.....                  | .124 |
| SPEAKER BOOST MIXER .....                               | .129 |
| EARPIECE DRIVER MIXER.....                              | .130 |
| LINE OUTPUT MIXERS .....                                | .131 |
| CHARGE PUMP.....  | .134 |
| DC SERVO.....   | .136 |
| DC SERVO ENABLE AND START-UP .....                      | .136 |

|   |            |
|---|------------|
| DC SERVO ACTIVE MODES .....                                 | 138        |
| GPIO / INTERRUPT OUTPUTS FROM DC SERVO .....                | 140        |
| <b>ANALOGUE OUTPUTS .....</b>                               | <b>140</b> |
| SPEAKER OUTPUT CONFIGURATIONS.....                          | 140        |
| HEADPHONE OUTPUT CONFIGURATIONS.....                        | 143        |
| EARPIECE DRIVER OUTPUT CONFIGURATIONS.....                  | 144        |
| LINE OUTPUT CONFIGURATIONS.....                             | 144        |
| <b>GENERAL PURPOSE INPUT/OUTPUT .....</b>                   | <b>147</b> |
| GPIO CONTROL .....  | 148        |
| GPIO FUNCTION SELECT .....                                  | 151        |
| BUTTON DETECT (GPIO INPUT).....                             | 152        |
| LOGIC '1' AND LOGIC '0' OUTPUT (GPIO OUTPUT).....           | 152        |
| SDOUT (4-WIRE SPI CONTROL INTERFACE DATA) .....             | 153        |
| INTERRUPT (IRQ) STATUS OUTPUT.....                          | 153        |
| OVER-TEMPERATURE DETECTION.....                             | 153        |
| ACCESSORY DETECTION (MICBIAS CURRENT DETECTION) .....       | 154        |
| FREQUENCY LOCKED LOOP (FLL) LOCK STATUS OUTPUT .....        | 155        |
| SAMPLE RATE CONVERTER (SRC) LOCK STATUS OUTPUT .....        | 155        |
| DYNAMIC RANGE CONTROL (DRC) SIGNAL ACTIVITY DETECTION ..... | 155        |
| CONTROL WRITE SEQUENCER STATUS DETECTION .....              | 157        |
| DIGITAL CORE FIFO ERROR STATUS DETECTION.....               | 158        |
| OPCLK CLOCK OUTPUT.....                                     | 158        |
| FLL CLOCK OUTPUT.....                                       | 158        |
| <b>INTERRUPTS .....</b>                                     | <b>159</b> |
| <b>DIGITAL AUDIO INTERFACE .....</b>                        | <b>166</b> |
| MASTER AND SLAVE MODE OPERATION.....                        | 167        |
| OPERATION WITH TDM.....                                     | 167        |
| AUDIO DATA FORMATS (NORMAL MODE).....                       | 168        |
| AUDIO DATA FORMATS (TDM MODE) .....                         | 171        |
| <b>DIGITAL AUDIO INTERFACE CONTROL .....</b>                | <b>173</b> |
| AIF1 - MASTER / SLAVE AND TRI-STATE CONTROL .....           | 173        |
| AIF1 - SIGNAL PATH ENABLE .....                             | 174        |
| AIF1 - BCLK AND LRCLK CONTROL .....                         | 174        |
| AIF1 - DIGITAL AUDIO DATA CONTROL.....                      | 177        |
| AIF1 - MONO MODE .....                                      | 178        |
| AIF1 - COMPANDING .....                                     | 179        |
| AIF1 - LOOPBACK .....                                       | 180        |
| AIF2 - MASTER / SLAVE AND TRI-STATE CONTROL .....           | 181        |
| AIF2 - SIGNAL PATH ENABLE .....                             | 182        |
| AIF2 - BCLK AND LRCLK CONTROL .....                         | 182        |
| AIF2 - DIGITAL AUDIO DATA CONTROL.....                      | 185        |
| AIF2 - MONO MODE .....                                      | 186        |
| AIF2 - COMPANDING .....                                     | 187        |
| AIF2 - LOOPBACK .....                                       | 187        |
| AUDIO INTERFACE AIF3 CONFIGURATION .....                    | 188        |
| DIGITAL PULL-UP AND PULL-DOWN.....                          | 190        |
| <b>CLOCKING AND SAMPLE RATES.....</b>                       | <b>191</b> |
| AIF1CLK ENABLE .....  | 192        |
| AIF1 CLOCKING CONFIGURATION .....                           | 193        |
| AIF2CLK ENABLE .....  | 195        |
| AIF2 CLOCKING CONFIGURATION .....                           | 195        |
| MISCELLANEOUS CLOCK CONTROLS .....                          | 197        |
| BCLK AND LRCLK CONTROL.....                                 | 200        |
| CONTROL INTERFACE CLOCKING .....                            | 201        |
| FREQUENCY LOCKED LOOP (FLL) .....                           | 201        |


|  |            |
|--|------------|
| FREE-RUNNING FLL CLOCK.....                                | 206        |
| GPIO OUTPUTS FROM FLL .....                                | 207        |
| EXAMPLE FLL CALCULATION.....                               | 207        |
| EXAMPLE FLL SETTINGS.....                                  | 208        |
| <b>SAMPLE RATE CONVERSION .....</b>                        | <b>209</b> |
| SAMPLE RATE CONVERTER 1 (SRC1) .....                       | 209        |
| SAMPLE RATE CONVERTER 2 (SRC2) .....                       | 209        |
| SAMPLE RATE CONVERTER RESTRICTIONS .....                   | 209        |
| SAMPLE RATE CONVERTER CONFIGURATION ERROR INDICATION ..... | 211        |
| <b>CONTROL INTERFACE.....</b>                              | <b>212</b> |
| SELECTION OF CONTROL INTERFACE MODE.....                   | 212        |
| 2-WIRE (I2C) CONTROL MODE .....                            | 213        |
| 3-WIRE (SPI) CONTROL MODE .....                            | 216        |
| 4-WIRE (SPI) CONTROL MODE.....                             | 217        |
| <b>CONTROL WRITE SEQUENCER.....</b>                        | <b>218</b> |
| INITIATING A SEQUENCE.....                                 | 218        |
| PROGRAMMING A SEQUENCE .....                               | 219        |
| DEFAULT SEQUENCES .....                                    | 222        |
| <b>LDO REGULATORS .....</b>                                | <b>228</b> |
| <b>POP SUPPRESSION CONTROL .....</b>                       | <b>231</b> |
| DISABLED LINE OUTPUT CONTROL.....                          | 231        |
| LINE OUTPUT DISCHARGE CONTROL .....                        | 232        |
| VMID REFERENCE DISCHARGE CONTROL.....                      | 232        |
| INPUT VMID CLAMPS .....                                    | 232        |
| REFERENCE VOLTAGES AND MASTER BIAS .....                   | 233        |
| POWER MANAGEMENT .....                                     | 235        |
| THERMAL SHUTDOWN .....                                     | 241        |
| POWER ON RESET.....  | 241        |
| QUICK START-UP AND SHUTDOWN .....                          | 244        |
| SOFTWARE RESET AND DEVICE ID.....                          | 245        |
| <b>REGISTER MAP .....</b>                                  | <b>246</b> |
| REGISTER BITS BY ADDRESS .....                             | 256        |
| <b>APPLICATIONS INFORMATION .....</b>                      | <b>349</b> |
| RECOMMENDED EXTERNAL COMPONENTS .....                      | 349        |
| AUDIO INPUT PATHS .....                                    | 349        |
| HEADPHONE OUTPUT PATH.....                                 | 350        |
| EARPIECE DRIVER OUTPUT PATH.....                           | 351        |
| LINE OUTPUT PATHS .....                                    | 351        |
| POWER SUPPLY DECOUPLING .....                              | 352        |
| CHARGE PUMP COMPONENTS .....                               | 353        |
| MICROPHONE BIAS CIRCUIT .....                              | 353        |
| CLASS D SPEAKER CONNECTIONS .....                          | 354        |
| RECOMMENDED EXTERNAL COMPONENTS DIAGRAM .....              | 356        |
| DIGITAL AUDIO INTERFACE CLOCKING CONFIGURATIONS.....       | 357        |
| PCB LAYOUT CONSIDERATIONS .....                            | 360        |
| CLASS D LOUDSPEAKER CONNECTION .....                       | 360        |
| <b>PACKAGE DIMENSIONS.....</b>                             | <b>361</b> |
| <b>IMPORTANT NOTICE .....</b>                              | <b>362</b> |
| <b>REVISION HISTORY .....</b>                              | <b>363</b> |

WM8994

## BLOCK DIAGRAM


**CIRRUS LOGIC®**

## PIN CONFIGURATION



## ORDERING INFORMATION

| ORDER CODE  | TEMPERATURE RANGE | PACKAGE                                   | MOISTURE SENSITIVITY LEVEL | PEAK SOLDERING TEMPERATURE |
|-------------|-------------------|---|----------------------------|----------------------------|
| WM8994ECS/R | -40°C to +85°C    | 72-ball W-CSP<br>(Pb-free, Tape and reel) | MSL1                       | 260°C                      |

**Note:**

Reel quantity = 3500

## PIN DESCRIPTION

A description of each pin on the WM8994 is provided below.

Note that a table detailing the associated power domain for every input and output pin is provided on the following page.

Note that, where multiple pins share a common name, these pins should be tied together on the PCB.

| PIN NO        | NAME                | TYPE                        | DESCRIPTION   |
|---------------|---------------------|-----------------------------|---|
| F2            | ADCDAT1             | Digital Output              | Audio interface 1 ADC digital audio data  |
| G3            | ADCLRCLK1/<br>GPIO1 | Digital Input / Output      | Audio interface 1 ADC left / right clock /<br>General Purpose pin GPIO 1 /<br>Control interface data output |
| D6, E7,<br>E8 | AGND                | Supply                      | Analogue ground (Return path for AVDD1, AVDD2 and LDO1VDD)  |
| D9            | AVDD1               | Supply / Analogue<br>Output | Analogue core supply / LDO1 Output  |
| D8            | AVDD2               | Supply                      | Bandgap reference, analogue class D and FLL supply  |
| G1            | BCLK1               | Digital Input / Output      | Audio interface 1 bit clock   |
| A4            | CIFMODE             | Digital Input               | Selects 2-wire or 3/4-wire control interface mode   |
| G8            | CPCA                | Analogue Output             | Charge pump fly-back capacitor pin  |
| H8            | CPCB                | Analogue Output             | Charge pump fly-back capacitor pin  |
| H9            | CPGND               | Supply                      | Charge pump ground (Return path for CPVDD)  |
| G9            | CPVDD               | Supply                      | Charge pump supply  |
| H7            | CPVOUTN             | Analogue Output             | Charge pump negative supply decoupling pin (HPOUT1L, HPOUT1R)   |
| G7            | CPVOUTP             | Analogue Output             | Charge pump positive supply decoupling pin (HPOUT1L, HPOUT1R)   |
| G2            | CS/ADDR             | Digital Input               | 3-/4-wire (SPI) chip select or 2-wire (I2C) address select  |
| E4            | DACDAT1             | Digital Input               | Audio interface 1 DAC digital audio data  |
| D2            | DBVDD               | Supply                      | Digital buffer (I/O) supply   |
| F1            | DCVDD               | Supply / Analogue<br>Output | Digital core supply / LDO2 output   |
| E2            | DGND                | Supply                      | Digital ground (Return path for DCVDD, DBVDD and LDO2VDD)   |
| C6            | DMICCLK             | Digital Output              | Digital MIC clock output  |
| E1            | GPIO2/<br>MCLK2     | Digital Input               | General Purpose pin GPI 2 /<br>Master clock 2   |
| H2            | GPIO3/<br>BCLK2     | Digital Input / Output      | General Purpose pin GPIO 3 /<br>Audio interface 2 bit clock   |
| F4            | GPIO4/<br>LRCLK2    | Digital Input / Output      | General Purpose pin GPIO 4 /<br>Audio interface 2 left / right clock  |
| H3            | GPIO5/<br>DACDAT2   | Digital Input / Output      | General Purpose pin GPIO 5 /<br>Audio interface 2 DAC digital audio data                                    |
| G4            | GPIO6/<br>ADCLRCLK2 | Digital Input / Output      | General Purpose pin GPIO 6 /<br>Audio interface 2 ADC left / right clock                                    |
| E5            | GPIO7/<br>ADCDAT2   | Digital Input / Output      | General Purpose pin GPIO 7 /<br>Audio interface 2 ADC digital audio data                                    |
| H4            | GPIO8/<br>DACDAT3   | Digital Input / Output      | General Purpose pin GPIO 8 /<br>Audio interface 3 DAC digital audio data                                    |
| F5            | GPIO9/<br>ADCDAT3   | Digital Input / Output      | General Purpose pin GPIO 9 /<br>Audio interface 3 ADC digital audio data                                    |
| H5            | GPIO10/<br>LRCLK3   | Digital Input / Output      | General Purpose pin GPIO 10 /<br>Audio interface 3 left / right clock                                       |
| F6            | GPIO11/<br>BCLK3    | Digital Input / Output      | General Purpose pin GPIO 11 /<br>Audio interface 3 bit clock  |
| F7            | HP2GND              | Supply                      | Analogue ground   |
| G5            | HPOUT1FB            | Analogue Input              | HPOUT1L and HPOUT1R ground loop noise rejection feedback  |
| H6            | HPOUT1L             | Analogue Output             | Left headphone output   |

| PIN NO | NAME               | TYPE                              | DESCRIPTION   |
|--------|--------------------|-----------------------------------|---|
| G6     | HPOUT1R            | Analogue Output                   | Right headphone output  |
| F9     | HPOUT2N            | Analogue Output                   | Earpiece speaker inverted output  |
| F8     | HPOUT2P            | Analogue Output                   | Earpiece speaker non-inverted output  |
| D7     | IN1LN              | Analogue Input                    | Left channel single-ended MIC input /<br>Left channel negative differential MIC input                                       |
| C8     | IN1LP              | Analogue Input                    | Left channel line input /<br>Left channel positive differential MIC input   |
| B7     | IN1RN              | Analogue Input                    | Right channel single-ended MIC input /<br>Right channel negative differential MIC input                                     |
| C7     | IN1RP              | Analogue Input                    | Right channel line input /<br>Right channel positive differential MIC input   |
| B9     | IN2LN/<br>DMICDAT1 | Analogue Input /<br>Digital Input | Left channel line input /<br>Left channel negative differential MIC input /<br>Digital MIC data input 1                     |
| B8     | IN2LP/VRXN         | Analogue Input                    | Left channel line input /<br>Left channel positive differential MIC input /<br>Mono differential negative input (RXVOICE -) |
| A9     | IN2RN/<br>DMICDAT2 | Analogue Input /<br>Digital Input | Right channel line input /<br>Right channel negative differential MIC input /<br>Digital MIC data input 2                   |
| A8     | IN2RP/VRXP         | Analogue Input                    | Left channel line input /<br>Left channel positive differential MIC input /<br>Mono differential positive input (RXVOICE +) |
| D4     | LDO1ENA            | Digital Input                     | Enable pin for LDO1   |
| E9     | LDO1VDD            | Supply                            | Supply for LDO1   |
| D5     | LDO2ENA            | Digital Input                     | Enable pin for LDO2   |
| D1     | LDO2VDD            | Supply                            | Supply for LDO2   |
| C5     | LINEOUT1N          | Analogue Output                   | Negative mono line output / Positive left or right line output  |
| B5     | LINEOUT1P          | Analogue Output                   | Positive mono line output / Positive left line output   |
| C4     | LINEOUT2N          | Analogue Output                   | Negative mono line output / Positive left or right line output  |
| B4     | LINEOUT2P          | Analogue Output                   | Positive mono line output / Positive left line output   |
| A6     | LINEOUTFB          | Analogue Input                    | Line output ground loop noise rejection feedback  |
| E3     | LRCLK1             | Digital Input / Output            | Audio interface 1 left / right clock  |
| D3     | MCLK1              | Digital Input                     | Master clock 1  |
| A7     | MICBIAS1           | Analogue Output                   | Microphone bias 1   |
| B6     | MICBIAS2           | Analogue Output                   | Microphone bias 2   |
| A5     | REFGND             | Supply                            | Analogue ground   |
| H1     | SCLK               | Digital Input                     | Control interface clock input   |
| F3     | SDA                | Digital Input / Output            | Control interface data input and output / 2-wire acknowledge output   |
| A1     | SPKGND1            | Supply                            | Ground for speaker driver (Return path for SPKVDD1)   |
| C1     | SPKGND2            | Supply                            | Ground for speaker driver (Return path for SPKVDD2)   |
| A3     | SPKMODE            | Digital Input                     | Mono / Stereo speaker mode select   |
| B1     | SPKOUTLN           | Analogue Output                   | Left speaker negative output  |
| A2     | SPKOUTLP           | Analogue Output                   | Left speaker positive output  |
| C3     | SPKOUTRN           | Analogue Output                   | Right speaker negative output   |
| B3     | SPKOUTRP           | Analogue Output                   | Right speaker positive output   |
| B2     | SPKVDD1            | Supply                            | Supply for speaker driver 1 (Left channel)  |
| C2     | SPKVDD2            | Supply                            | Supply for speaker driver 2 (Right channel)   |
| C9     | VMIDC              | Analogue Output                   | Midrail voltage decoupling capacitor  |
| E6     | VREFC              | Analogue Output                   | Bandgap reference decoupling capacitor  |

The following table identifies the power domain and ground reference associated with each of the input / output pins.

| PIN NO | NAME                | POWER DOMAIN                            | GROUND DOMAIN |
|--------|---------------------|---|---------------|
| F2     | ADCDAT1             | DBVDD                                   | DGND          |
| G3     | ADCLRCLK1/<br>GPIO1 | DBVDD                                   | DGND          |
| G1     | BCLK1               | DBVDD                                   | DGND          |
| G2     | CS/ADDR             | DBVDD                                   | DGND          |
| E4     | DACDAT1             | DBVDD                                   | DGND          |
| C6     | DMICCLK             | MICBIAS1                                | AGND          |
| E1     | GPIO2/<br>MCLK2     | DBVDD                                   | DGND          |
| H2     | GPIO3/<br>BCLK2     | DBVDD                                   | DGND          |
| F4     | GPIO4/<br>LRCLK2    | DBVDD                                   | DGND          |
| H3     | GPIO5/<br>DACDAT2   | DBVDD                                   | DGND          |
| G4     | GPIO6/<br>ADCLRCLK2 | DBVDD                                   | DGND          |
| E5     | GPIO7/<br>ADCDAT2   | DBVDD                                   | DGND          |
| H4     | GPIO8/<br>DACDAT3   | DBVDD                                   | DGND          |
| F5     | GPIO9/<br>ADCDAT3   | DBVDD                                   | DGND          |
| H5     | GPIO10/<br>LRCLK3   | DBVDD                                   | DGND          |
| F6     | GPIO11/<br>BCLK3    | DBVDD                                   | DGND          |
| H6     | HPOUT1L             | CPVOUTP, CPVOUTN                        | CPGND         |
| G6     | HPOUT1R             | CPVOUTP, CPVOUTN                        | CPGND         |
| F9     | HPOUT2N             | CPVOUTP, CPVOUTN                        | CPGND         |
| F8     | HPOUT2P             | CPVOUTP, CPVOUTN                        | CPGND         |
| D7     | IN1LN               | AVDD1                                   | AGND          |
| C8     | IN1LP               | AVDD1                                   | AGND          |
| B7     | IN1RN               | AVDD1                                   | AGND          |
| C7     | IN1RP               | AVDD1                                   | AGND          |
| B9     | IN2LN/<br>DMICDAT1  | AVDD1 (IN2LN) or<br>MICBIAS1 (DMICDAT1) | AGND          |
| B8     | IN2LP/VRXN          | AVDD1                                   | AGND          |
| A9     | IN2RN/<br>DMICDAT2  | AVDD1 (IN2RN) or<br>MICBIAS1 (DMICDAT2) | AGND          |
| A8     | IN2RP/VRXP          | AVDD1                                   | AGND          |
| D4     | LDO1ENA             | DBVDD                                   | DGND          |
| D5     | LDO2ENA             | DBVDD                                   | DGND          |
| C5     | LINEOUT1N           | AVDD1                                   | AGND          |
| B5     | LINEOUT1P           | AVDD1                                   | AGND          |
| C4     | LINEOUT2N           | AVDD1                                   | AGND          |
| B4     | LINEOUT2P           | AVDD1                                   | AGND          |
| E3     | LRCLK1              | DBVDD                                   | DGND          |
| D3     | MCLK1               | DBVDD                                   | DGND          |
| H1     | SCLK                | DBVDD                                   | DGND          |

| PIN NO | NAME     | POWER DOMAIN | GROUND DOMAIN |
|--------|----------|--------------|---------------|
| F3     | SDA      | DBVDD        | DGND          |
| A3     | SPKMODE  | DBVDD        | DGND          |
| B1     | SPKOUTLN | SPKVDD1      | SPKGND1       |
| A2     | SPKOUTLP | SPKVDD1      | SPKGND1       |
| C3     | SPKOUTRN | SPKVDD2      | SPKGND2       |
| B3     | SPKOUTRP | SPKVDD2      | SPKGND2       |

## ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Cirrus Logic tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.

MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

The Moisture Sensitivity Level for each package type is specified in Ordering Information.

| CONDITION  | MIN         | MAX          |
|--|-------------|--------------|
| Supply voltages (AVDD1, DBVDD)                         | -0.3V       | +4.5V        |
| Supply voltages (AVDD2, DCVDD, LDO2VDD)                | -0.3V       | +2.5V        |
| Supply voltages (CPVDD)                                | -0.3V       | +2.2V        |
| Supply voltages (SPKVDD1, SPKVDD2, LDO1VDD)            | -0.3V       | +7.0V        |
| Voltage range digital inputs (DBVDD domain)            | AGND - 0.3V | DBVDD + 0.3V |
| Voltage range digital inputs (DMICDATn)                | AGND - 0.3V | AVDD1 + 0.3V |
| Voltage range analogue inputs (AVDD1 domain)           | AGND - 0.3V | AVDD1 + 0.3V |
| Voltage range analogue inputs (LINEOUTFB)              | AGND - 0.3V | AVDD1 + 0.3V |
| Voltage range analogue inputs (HPOUT1FB)               | AGND - 0.3V | AGND + 0.3V  |
| Ground (DGND, CPGND, SPKGND1, SPKGND2, REFGND, HP2GND) | AGND - 0.3V | AGND + 0.3V  |
| Operating temperature range, T <sub>A</sub>            | -40°C       | +85°C        |
| Junction temperature, T <sub>JMAX</sub>                | -40°C       | +150°C       |
| Storage temperature after soldering                    | -65°C       | +150°C       |

## RECOMMENDED OPERATING CONDITIONS

| PARAMETER                                       | SYMBOL  | MIN  | TYP | MAX | UNIT |
|---|---|------|-----|-----|------|
| Digital supply range (Core)<br>See notes 7, 8   | DCVDD   | 0.95 | 1.0 | 2.0 | V    |
| Digital supply range (I/O)                      | DBVDD   | 1.62 | 1.8 | 3.6 | V    |
| Analogue supply 1 range<br>See notes 3, 4, 5, 6 | AVDD1   | 2.4  | 3.0 | 3.3 | V    |
| Analogue supply 2 range                         | AVDD2   | 1.71 | 1.8 | 2.0 | V    |
| Charge Pump supply range                        | CPVDD   | 1.71 | 1.8 | 2.0 | V    |
| Speaker supply range                            | SPKVDD1, SPKVDD2  | 2.7  | 5.0 | 5.5 | V    |
| LDO1 supply range                               | LDO1VDD   | 2.7  | 5.0 | 5.5 | V    |
| LDO2 supply range                               | LDO2VDD   | 1.71 | 1.8 | 2.0 | V    |
| Ground  | DGND, AGND, CPGND,<br>SPKGND1, SPKGND2,<br>REFGND, HP2GND |      | 0   |     | V    |
| Power supply rise time<br>See notes 9, 10, 11   | All supplies  | 1    |     |     | μs   |
| Operating temperature range                     | T <sub>A</sub>  | -40  |     | 85  | °C   |

### Notes


1. Analogue, digital and speaker grounds must always be within 0.3V of AGND.
2. There is no power sequencing requirement; the supplies may be enabled in any order.
3. AVDD1 must be less than or equal to SPKVDD1 and SPKVDD2.
4. An internal LDO (powered by LDO1VDD) can be used to provide the AVDD1 supply.
5. When AVDD1 is supplied externally (not from LDO1), the LDO1VDD voltage must be greater than or equal to AVDD1
6. The WM8994 can operate with AVDD1 tied to 0V; power consumption may be reduced, but the analogue audio functions will not be supported.
7. An internal LDO (powered by LDO2VDD) can be used to provide the DCVDD supply.
8. When DCVDD is supplied externally (not from LDO2), the LDO2VDD voltage must be greater than or equal to DCVDD
9. DCVDD and AVDD1 minimum rise times do not apply when these domains are powered using the internal LDOs.
10. The specified minimum power supply rise times assume a minimum decoupling capacitance of 100nF per pin. However, Cirrus Logic strongly advises that the recommended decoupling capacitors are present on the PCB and that appropriate layout guidelines are observed (see "Applications Information" section).
11. The specified minimum power supply rise times also assume a maximum PCB inductance of 10nH between decoupling capacitor and pin.

## THERMAL PERFORMANCE

Thermal analysis should be performed in the intended application to prevent the WM8994 from exceeding maximum junction temperature. Several contributing factors affect thermal performance most notably the physical properties of the mechanical enclosure, location of the device on the PCB in relation to surrounding components and the number of PCB layers. Connecting the GND balls through thermal vias and into a large ground plane will aid heat extraction.

Three main heat transfer paths exist to surrounding air as illustrated below in Figure 1:

- Package top to air (radiation).
- Package bottom to PCB (radiation).
- Package balls to PCB (conduction).



**Figure 1 Heat Transfer Paths**

The temperature rise  $T_R$  is given by  $T_R = P_D * \Theta_{JA}$

- $P_D$  is the power dissipated in the device.
- $\Theta_{JA}$  is the thermal resistance from the junction of the die to the ambient temperature and is therefore a measure of heat transfer from the die to surrounding air.  $\Theta_{JA}$  is determined with reference to JEDEC standard JESD51-9.

The junction temperature  $T_J$  is given by  $T_J = T_A + T_R$ , where  $T_A$  is the ambient temperature.

| PARAMETER                      | SYMBOL        | MIN | TYP | MAX | UNIT |
|--------------------------------|---------------|-----|-----|-----|------|
| Operating temperature range    | $T_A$         | -40 |     | 85  | °C   |
| Operating junction temperature | $T_J$         | -40 |     | 125 | °C   |
| Thermal Resistance             | $\Theta_{JA}$ |     | 48  |     | °C/W |

**Note:**

Junction temperature is a function of ambient temperature and of the device operating conditions. The ambient temperature limits and junction temperature limits must both be observed.





## ELECTRICAL CHARACTERISTICS

### INPUT SIGNAL LEVEL

#### Test Conditions

AVDD1 = 3.0V.

With the exception of the condition(s) noted above, the following electrical characteristics are valid across the full range of recommended operating conditions.

| PARAMETER  | TEST CONDITIONS  | MIN | TYP      | MAX | UNIT        |
|--|--|-----|----------|-----|-------------|
| A1<br>Full-Scale PGA Input<br>Signal Level<br><br>See notes 1, 2, 3 and 4  | Single-ended PGA input<br><br>   |     | 1.0<br>0 |     | Vrms<br>dBV |
|  | Differential PGA input<br><br>   |     | 1.0<br>0 |     | Vrms<br>dBV |
| A2<br>Full-Scale Line Input<br>Signal Level<br><br>See notes 1, 2, 3 and 4 | Single-ended Line input to<br>MIXINL/R, SPKMIXL/R or<br>MIXOUTL/R mixers<br><br>   |     | 1.0<br>0 |     | Vrms<br>dBV |
|  | Differential mono line<br>input on VRXP/VRXN to<br>RXVOICE or Direct Voice<br>paths to speaker outputs<br>or earpiece output<br><br> |     | 1.0<br>0 |     | Vrms<br>dBV |

#### Notes:




1. The full-scale input signal level changes in proportion with AVDD1. It is calculated as AVDD1/3.0.
2. When mixing line inputs, input PGA outputs and DAC outputs the total signal must not exceed 1.0Vrms (0dBV).
3. A 1.0Vrms differential signal equates to 0.5Vrms/-6dBV per input.
4. A sinusoidal input signal is assumed.

## INPUT PIN RESISTANCE

### Test Conditions

$T_A = +25^\circ\text{C}$ .

With the exception of the condition(s) noted above, the following electrical characteristics are valid across the full range of recommended operating conditions.

| PARAMETER |  | TEST CONDITIONS   |                                       | MIN   | TYP | MAX | UNIT |
|-----------|--|---|---------------------------------------|---|-----|-----|------|
| B1        | PGA Input Resistance Differential Mode<br><br>See note 5<br><br>See "Applications Information" for details of Input resistance at all PGA Gain settings. | Gain = -16.5dB<br>(INnx_VOL=00h)  | IN1LN,<br>IN2LN,<br>IN1RN or<br>IN2RN |   | 53  |     | kΩ   |
|           |  | Gain = 0dB<br>(INnx_VOL=0Bh)  | IN1LP,<br>IN2LP,<br>IN1RN or<br>IN2RP |   | 25  |     | kΩ   |
|           |  | Gain = +30dB<br>(INnx_VOL=1Fh)  | IN1LP,<br>IN2LP,<br>IN1RP or<br>IN2RP |   |     | 1.3 | kΩ   |
| B2        | PGA Input Resistance Single-Ended Mode<br><br>See note 5<br><br>See "Applications Information" for details of Input resistance at all PGA Gain settings. | Gain = -16.5dB<br>(INnx_VOL=00h)  | IN1LN,<br>IN2LN,<br>IN1RN or<br>IN2RN |   | 58  |     | kΩ   |
|           |  | Gain = 0dB<br>(INnx_VOL=0Bh)  | IN1LP,<br>IN2LP,<br>IN1RN or<br>IN2RP |   | 36  |     | kΩ   |
|           |  | Gain = +30dB<br>(INnx_VOL=1Fh)  | IN1LP,<br>IN2LP,<br>IN1RP or<br>IN2RP |   |     | 2.5 | kΩ   |
| B3        | Line Input Resistance<br><br>See note 5  | IN1LP to MIXINL, or<br>IN1RP to MIXINR<br><br>Gain = -12dB<br>(IN1xP_MIXINx_VOL=001)                          | IN1LP or<br>IN1RP                     |  | 56  |     | kΩ   |
|           |  | IN1LP to MIXINL, or<br>IN1RP to MIXINR<br><br>Gain = 0dB<br>(IN1xP_MIXINx_VOL=101)                            | IN1LP or<br>IN1RP                     |   |     | 17  | kΩ   |
|           |  | IN1LP to MIXINL, or<br>IN1RP to MIXINR<br><br>Gain = +6dB<br>(IN1xP_MIXINx_VOL=111)                           | IN1LP or<br>IN1RP                     |   |     | 9.8 | kΩ   |
|           |  | IN1LP to MIXINL, or<br>IN1RP to MIXINR<br><br>Gain = +15dB<br>(IN1xP_MIXINx_VOL=111,<br>IN1xP_MIXINx_BOOST=1) | IN1LP or<br>IN1RP                     |   |     | 3.7 | kΩ   |
|           |  | IN1LP to SPKMIXL, or<br>IN1RP to SPKMIXR<br>(SPKATTN = -12dB)   | IN1LP or<br>IN1RP                     |   |     | 89  | kΩ   |
|           |  | IN1LP to SPKMIXL, or<br>IN1RP to SPKMIXR<br>(SPKATTN = 0dB)   | IN1LP or<br>IN1RP                     |   |     | 27  | kΩ   |
|           |  | IN2LN, IN2RN, IN2LP or<br>IN2RP to MIXOUTL or<br>MIXOUTR<br><br>Gain = -21dB<br>(*MIXOUTx_VOL=111)            | IN2LN,<br>IN2RN,<br>IN2LP or<br>IN2RP |   |     | 150 | kΩ   |
|           |  | IN2LN, IN2RN, IN2LP or<br>IN2RP to MIXOUTL or<br>MIXOUTR<br><br>Gain = -12dB                                  | IN2LN,<br>IN2RN,<br>IN2LP or<br>IN2RP |   |     | 59  | kΩ   |

**Test Conditions**
 $T_A = +25^\circ\text{C}$ .

With the exception of the condition(s) noted above, the following electrical characteristics are valid across the full range of recommended operating conditions.

| PARAMETER | TEST CONDITIONS  | MIN | TYP | MAX | UNIT |
|-----------|--|-----|-----|-----|------|
|           | (*MIXOUTx_VOL=100)   |     |     |     |      |
|           | IN2LN, IN2RN, IN2LP or IN2RP to MIXOUTL or MIXOUTR<br>Gain = 0dB<br>(*MIXOUTx_VOL=000) |     | 18  |     | kΩ   |
|           | RXVOICE to MIXINL or MIXINR<br>Gain = -12dB<br>(IN2LRP_MIXINx_VOL=001)                 | 48  |     |     | kΩ   |
|           | RXVOICE to MIXINL or MIXINR<br>Gain = 0dB<br>(IN2LRP_MIXINx_VOL=101)                   | 12  |     |     | kΩ   |
|           | RXVOICE to MIXINL or MIXINR<br>Gain = +6dB<br>(IN2LRP_MIXINx_VOL=111)                  | 6.0 |     |     | kΩ   |
|           | Direct Voice to Earpiece<br>Gain = -6dB<br>(HPOUT2_VOL=1)                              | 20  |     |     | kΩ   |
|           | Direct Voice to Earpiece<br>Gain = 0dB<br>(HPOUT2_VOL=0)                               | 10  |     |     | kΩ   |
|           | Direct Voice to Speaker<br>Gain = 0dB<br>(SPKOUTx_BOOST=000)                           | 170 |     |     | kΩ   |
|           | Direct Voice to Speaker<br>Gain = +6dB<br>(SPKOUTx_BOOST=100)                          | 85  |     |     | kΩ   |
|           | Direct Voice to Speaker<br>Gain = +9dB<br>(SPKOUTx_BOOST=110)                          | 60  |     |     | kΩ   |
|           | Direct Voice to Speaker<br>Gain = +12dB<br>(SPKOUTx_BOOST=111)                         | 43  |     |     | kΩ   |

**Note 5:** Input resistance will be seen in parallel with the resistance of other enabled input paths from the same pins

## PROGRAMMABLE GAINS

### Test Conditions

The following electrical characteristics are valid across the full range of recommended operating conditions.

| PARAMETER  |                             | TEST CONDITIONS  | MIN | TYP   | MAX | UNIT |
|--|-----------------------------|--|-----|-------|-----|------|
| <b>Input PGAs (IN1L, IN2L, IN1R and IN2R)</b>  |                             |  |     |       |     |      |
| C1   | Minimum Programmable Gain   | Guaranteed monotonic   |     | -16.5 |     | dB   |
| C2   | Maximum Programmable Gain   |  |     | +30   |     | dB   |
| C3   | Programmable Gain Step Size |  |     | 1.5   |     | dB   |
| <b>Input Mixers (MIXINL and MIXINR)</b>  |                             |  |     |       |     |      |
| C6   | Minimum Programmable Gain   | Input PGA signal paths   |     | 0     |     | dB   |
| C7   | Maximum Programmable Gain   |  |     | +30   |     | dB   |
| C8   | Programmable Gain Step Size |  |     | 30    |     | dB   |
| C9   | Minimum Programmable Gain   | Direct IN1xP input signal paths<br>(Note the available gain settings are<br>-12, -9, -6, -3, 0, +3, +6, +15dB) |     | -12   |     | dB   |
| C10  | Maximum Programmable Gain   |  |     | +15   |     | dB   |
| C11  | Programmable Gain Step Size |  |     | 3     |     | dB   |
|  | Minimum Programmable Gain   | MIXOUTx Record signal paths  |     | -12   |     | dB   |
|  | Maximum Programmable Gain   |  |     | +6    |     | dB   |
|  | Programmable Gain Step Size |  |     | 3     |     | dB   |
| C12  | Minimum Programmable Gain   | RXVOICE (VRXP-VRXN) signal paths   |     | -12   |     | dB   |
| C13  | Maximum Programmable Gain   |  |     | +6    |     | dB   |
| C14  | Programmable Gain Step Size |  |     | 3     |     | dB   |
| <b>Output Mixers (MIXOUTL and MIXOUTR)</b>   |                             |  |     |       |     |      |
| C17  | Minimum Programmable Gain   |  |     | -21   |     | dB   |
| C18  | Maximum Programmable Gain   |  |     | 0     |     | dB   |
| C19  | Programmable Gain Step Size |  |     | 3     |     | dB   |
| <b>Speaker Mixers (SPKMIXL and SPKMIXR)</b>  |                             |  |     |       |     |      |
| C21  | Minimum Programmable Gain   |  |     | -15   |     | dB   |
| C22  | Maximum Programmable Gain   |  |     | 0     |     | dB   |
| C23  | Programmable Gain Step Size |  |     | 3     |     | dB   |
| <b>Output PGAs (HPOUT1LVOL, HPOUT1RVOL, MIXOUTLVOL, MIXOUTRVOL, SPKLVOL and SPKRVOL)</b> |                             |  |     |       |     |      |
| C25  | Minimum Programmable Gain   | Guaranteed monotonic   |     | -57   |     | dB   |
| C26  | Maximum Programmable Gain   |  |     | +6    |     | dB   |
| C27  | Programmable Gain Step Size |  |     | 1     |     | dB   |
| <b>Line Output Drivers (LINEOUT1NMIX, LINEOUT1PMIX, LINEOUT2NMIX and LINEOUT2PMIX)</b>   |                             |  |     |       |     |      |
| C29  | Minimum Programmable Gain   |  |     | -6    |     | dB   |
| C30  | Maximum Programmable Gain   |  |     | 0     |     | dB   |
| C31  | Programmable Gain Step Size |  |     | 6     |     | dB   |
| <b>Earpiece Driver (HPOUT2MIX)</b>   |                             |  |     |       |     |      |
| C33  | Minimum Programmable Gain   |  |     | -6    |     | dB   |
| C34  | Maximum Programmable Gain   |  |     | 0     |     | dB   |
| C35  | Programmable Gain Step Size |  |     | 6     |     | dB   |
| <b>Speaker Output Drivers (SPKOUTLBOOST and SPKOUTRBOOST)</b>                            |                             |  |     |       |     |      |
| C38  | Minimum Programmable Gain   | (Note the available gain settings are<br>0, +1.5, +3, +4.5, +6, +7.5, +9, +12dB)                               |     | 0     |     | dB   |
| C39  | Maximum Programmable Gain   |  |     | +12   |     | dB   |
| C40  | Programmable Gain Step Size |  |     | 1.5   |     | dB   |

## OUTPUT DRIVER CHARACTERISTICS

### Test Conditions

The following electrical characteristics are valid across the full range of recommended operating conditions.





| PARAMETER  | TEST CONDITIONS  | MIN | TYP | MAX  | UNIT |
|--|--|-----|-----|------|------|
| <b>Line Output Driver (LINEOUT1P, LINEOUT1N, LINEOUT2P, LINEOUT2N)</b> |  |     |     |      |      |
| Load resistance  |  | 2   |     |      | kΩ   |
| Load capacitance   | Direct connection  |     |     | 100  | pF   |
|  | Connection via 1kΩ series resistor                             |     |     | 2000 |      |
| Output discharge resistance  | LINEOUTn_DISCH=1, VROI=0                                       |     | 8   |      | kΩ   |
|  | LINEOUTn_DISCH=1, VROI=1,<br>LINEOUTn_ENA=0                    |     | 500 |      | Ω    |
| <b>Headphone Output Driver (HPOUT1L, HPOUT1R)</b>                      |  |     |     |      |      |
| Load resistance  | Normal operation   | 15  |     |      | Ω    |
|  | Device survival with load applied indefinitely<br>(see note 6) | 100 |     |      | mΩ   |
| Load capacitance   |  |     |     | 2    | nF   |
| DC offset across load  | DC Servo complete  |     | TBD |      | mV   |
| <b>Earpiece Output Driver (HPOUT2L, HPOUT2R)</b>                       |  |     |     |      |      |
| Load resistance  |  | 15  |     |      | Ω    |
| Load capacitance   | Direct connection  |     |     | 200  | pF   |
| DC offset across load  |  |     |     | ±5   | mV   |
| <b>Speaker Output Driver (SPKOUTLP, SPKOUTLN, SPKOUTRP, SPKOUTRN)</b>  |  |     |     |      |      |
| Load resistance  | Stereo Mode (SPKMODE=0), Class AB                              | 8   |     |      | Ω    |
|  | Stereo Mode (SPKMODE=0), Class D                               | 4   |     |      |      |
|  | Mono Mode (SPKMODE=1)  | 4   |     |      |      |
| DC offset across load  |  |     |     | ±5   | mV   |
| SPKVDD leakage current   | Sum of $I_{SPKVDD1} + I_{SPKVDD2}$                             |     | 1   |      | µA   |

**Note 6:** In typical applications, the PCB trace resistance, jack contact resistance and ESR of any series passive components (eg. inductor or ferrite bead) are sufficient to provide this minimum resistance; additional series components are not required.

## ADC INPUT PATH PERFORMANCE

### Test Conditions

AVDD1=3.0V (powered from LDO1), DCVDD=1.0V (powered from LDO2), AVDD2=DBVDD=LDO2VDD=CPVDD=1.8V, LDO1VDD=SPKVDD1=SPKVDD2=5V, DGND=AGND=CPGND=SPKGND1=SPKGND2=HP2GND=0V,  $T_A = +25^\circ\text{C}$ , 1kHz sinusoidal signal,  $f_s = 48\text{kHz}$ , PGA gain = 0dB, 24-bit audio data unless otherwise stated.

| PARAMETER |   | TEST CONDITIONS |  |  | MIN | TYP | MAX | UNIT |
|-----------|---|-----------------|--|--|-----|-----|-----|------|
| D1        | <b>Line Inputs to ADC via MIXINL and MIXINR</b>         |                 |  |  |     |     |     |      |
|           | SNR   | A-weighted      |    |  | 94  |     |     | dB   |
|           | THD   | -1dBV input     |  |  | -83 |     |     | dB   |
|           | THD+N   | -1dBV input     |  |  | -81 |     |     | dB   |
|           | Channel Separation (L/R)                                |                 |  |  | 100 |     |     | dB   |
| D2        | <b>Record Path (DACs to ADCs via MIXINL and MIXINR)</b> |                 |  |  |     |     |     |      |
|           | SNR   | A-weighted      |    |  | 92  |     |     | dB   |
|           | THD   | -1dBFS input    |  |  | -74 |     |     | dB   |
|           | THD+N   | -1dBFS input    |  |  | -72 |     |     | dB   |
|           | Channel Separation (L/R)                                |                 |  |  | 95  |     |     | dB   |
| D3        | <b>Input PGAs to ADC via MIXINL or MIXINR</b>           |                 |  |  |     |     |     |      |
|           | SNR   | A-weighted      |   |  | 84  | 95  |     | dB   |
|           | THD   | -1dBV input     |  |  | -82 | -72 |     | dB   |
|           | THD+N   | -1dBV input     |  |  | -80 | -70 |     | dB   |
|           | Channel Separation (L/R)                                |                 |  |  | 100 |     |     | dB   |
| D4        | <b>RXVOICE to ADCL or ADCR</b>                          |                 |  |  |     |     |     |      |
|           | SNR   | A-weighted      |  |  | 94  |     |     | dB   |
|           | THD   | -1dBV input     |  |  | -84 |     |     | dB   |
|           | THD+N   | -1dBV input     |  |  | -82 |     |     | dB   |

## DAC OUTPUT PATH PERFORMANCE



### Test Conditions

AVDD1=3.0V (powered from LDO1), DCVDD=1.0V (powered from LDO2), AVDD2=DBVDD=LDO2VDD=CPVDD=1.8V, LDO1VDD=SPKVDD1=SPKVDD2=5V, DGND=AGND=CPGND=SPKGND1=SPKGND2=HP2GND=0V, TA = +25°C, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.

| PARAMETER |  | TEST CONDITIONS        | MIN | TYP | MAX | UNIT   |
|-----------|--|------------------------|-----|-----|-----|--------|
| E1        | <b>DAC to Single-Ended Line Output (Load = 10kΩ // 50pF)</b> |                        |     |     |     |        |
|           | SNR  | A-weighted             |     |     | 93  | dB     |
|           | THD  | 0dBFS input            |     |     | -75 | dB     |
|           | THD+N  | 0dBFS input            |     |     | -73 | dB     |
|           | Channel Separation (L/R)                                     |                        |     |     | 70  | dB     |
|           | PSRR (all supplies)  | 100mV (pk-pk)<br>217Hz |     |     | 36  | dB     |
| E2        | <b>DAC to Differential Line Output (Load = 10kΩ // 50pF)</b> |                        |     |     |     |        |
|           | SNR  | A-weighted             |     |     | 97  | dB     |
|           | THD  | 0dBFS input            |     |     | -76 | dB     |
|           | THD+N  | 0dBFS input            |     |     | -75 | dB     |
|           | Channel Separation (L/R)                                     |                        |     |     | 90  | dB     |
|           | PSRR (all supplies)  | 100mV (pk-pk)<br>217Hz |     |     | 51  | dB     |
| E5        | <b>DAC to Headphone on HPOUT1L or HPOUT1R (Load = 32Ω)</b>   |                        |     |     |     |        |
|           | SNR (A-weighted)   | DAC_OSR128=1           |     |     | 100 | dB     |
|           |  | DAC_OSR128=0           |     |     | 97  | dB     |
|           | THD  | Po=20mW                |     |     | -74 | dB     |
|           | THD+N  | Po=20mW                |     |     | -72 | dB     |
|           | THD  | Po=5mW                 |     |     | -76 | dB     |
|           | THD+N  | Po=5mW                 |     |     | -74 | dB     |
|           | Channel Separation (L/R)                                     |                        |     |     | 95  | dB     |
|           | PSRR (all supplies)  | 100mV (pk-pk)<br>217Hz |     |     | 51  | dB     |
|           | HPOUT1FB rejection   | 100mV (pk-pk)<br>217Hz |     |     | 29  | dB     |
| E6        | <b>DAC to Headphone on HPOUT1L or HPOUT1R (Load = 16Ω)</b>   |                        |     |     |     |        |
|           | SNR (A-weighted)   | DAC_OSR128=1           |     |     | 90  | dB     |
|           |  | DAC_OSR128=0           |     |     | 97  | dB     |
|           | THD  | Po=20mW                |     |     | -82 | dB     |
|           | THD+N  | Po=20mW                |     |     | -80 | dB     |
|           | THD  | Po=5mW                 |     |     | -83 | -73 dB |
|           | THD+N  | Po=5mW                 |     |     | -81 | -71 dB |
|           | Channel Separation (L/R)                                     |                        |     |     | 95  | dB     |
|           | PSRR (all supplies)  | 100mV (pk-pk)<br>217Hz |     |     | 51  | dB     |
|           | HPOUT1FB rejection   | 100mV (pk-pk)<br>217Hz |     |     | 29  | dB     |

**Test Conditions**

AVDD1=3.0V (powered from LDO1), DCVDD=1.0V (powered from LDO2), AVDD2=DBVDD=LDO2VDD=CPVDD=1.8V, LDO1VDD=SPKVDD1=SPKVDD2=5V, DGND=AGND=CPGND=SPKGND1=SPKGND2=HP2GND=0V, TA = +25°C, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.

| PARAMETER  |   | TEST CONDITIONS   | MIN | TYP | MAX | UNIT |
|--|---|---|-----|-----|-----|------|
| E9   | <b>DAC to Earpiece Driver (Load = 16Ω BTL)</b>  |   | 97  |     |     | dB   |
|  | SNR   | A-weighted  | -71 |     |     | dB   |
|  | THD   | P <sub>O</sub> =50mW  | -69 |     |     | dB   |
|  | THD+N   | P <sub>O</sub> =50mW  | 51  |     |     | dB   |
| E12  | <b>DAC to Speaker Outputs (Load = 8Ω + 22μH BTL, Stereo Mode)</b><br><b>Class D Mode, +12dB boost (SPKOUTx_BOOST = 111)</b> |  | 85  | 94  |     | dB   |
|  | SNR   | A-weighted  | -65 |     |     | dB   |
|  | THD   | P <sub>O</sub> =0.5W  | -63 | -53 |     | dB   |
|  | THD+N   | P <sub>O</sub> =0.5W  | -70 |     |     | dB   |
|  | THD   | P <sub>O</sub> =1.0W  | -68 |     |     | dB   |
|  | THD+N   | P <sub>O</sub> =1.0W  | 43  |     |     | dB   |
|  | PSRR (all supplies)   | 100mV (pk-pk)<br>217Hz  |     | 80  |     | dB   |
|  | Channel Separation<br>(L/R)   |   |     |     |     |      |
| <b>DAC to Speaker Outputs (Load = 8Ω + 22μH BTL, Stereo Mode)</b><br><b>Class AB Mode, +12dB boost (SPKOUTx_BOOST = 111)</b> |   |   |     |     |     |      |
| E12  | SNR   | A-weighted  | 96  |     |     | dB   |
|  | THD   | P <sub>O</sub> =0.5W  | -67 |     |     | dB   |
|  | THD+N   | P <sub>O</sub> =0.5W  | -65 |     |     | dB   |
|  | THD   | P <sub>O</sub> =1.0W  | -64 |     |     | dB   |
|  | THD+N   | P <sub>O</sub> =1.0W  | -62 |     |     | dB   |
|  | PSRR (all supplies)   | 100mV (pk-pk)<br>217Hz  | 43  |     |     | dB   |
|  | Channel Separation<br>(L/R)   |   | 80  |     |     | dB   |
| <b>DAC to Speaker Outputs (Load = 4Ω + 22μH BTL, Stereo Mode)</b><br><b>Class D Mode, +12dB boost (SPKOUTx_BOOST = 111)</b>  |   |   |     |     |     |      |
| E12  | SNR   | A-weighted  | 93  |     |     | dB   |
|  | THD   | P <sub>O</sub> =0.5W  | -63 |     |     | dB   |
|  | THD+N   | P <sub>O</sub> =0.5W  | -63 |     |     | dB   |
|  | THD   | P <sub>O</sub> =1.0W  | -63 |     |     | dB   |
|  | THD+N   | P <sub>O</sub> =1.0W  | -63 |     |     | dB   |
|  | THD   | P <sub>O</sub> =2.0W  | -66 |     |     | dB   |
|  | THD+N   | P <sub>O</sub> =2.0W  |     |     |     |      |
|  | PSRR (all supplies)   | 100mV (pk-pk)<br>217Hz  |     |     |     | dB   |
|  | Channel Separation<br>(L/R)   |   |     |     |     | dB   |

**Test Conditions**


AVDD1=3.0V (powered from LDO1), DCVDD=1.0V (powered from LDO2), AVDD2=DBVDD=LDO2VDD=CPVDD=1.8V, LDO1VDD=SPKVDD1=SPKVDD2=5V, DGND=AGND=CPGND=SPKGND1=SPKGND2=HP2GND=0V, TA = +25°C, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.

| PARAMETER |  | TEST CONDITIONS                    |                              |  | MIN  | TYP | MAX | UNIT |  |
|-----------|--|------------------------------------|------------------------------|--|------|-----|-----|------|--|
| E13       | <b>Speaker Output Power (Load = 8Ω + 22μH BTL, Stereo Mode)</b>  |                                    |                              |  |      |     |     |      |  |
|           | Output Power   | SPKVDD1=SPKVDD2=5.0V<br>THD+N ≤ 1% | Class AB                     |  | 1    |     |     | W    |  |
|           |  |                                    | Class D                      |  | 1    |     |     |      |  |
|           |  | SPKVDD1=SPKVDD2=4.2V<br>THD+N ≤ 1% | Class AB                     |  | 0.95 |     |     |      |  |
|           |  |                                    | Class D                      |  | 0.95 |     |     |      |  |
|           |  | SPKVDD1=SPKVDD2=3.7V<br>THD+N ≤ 1% | Class AB                     |  | 0.75 |     |     |      |  |
|           |  |                                    | Class D                      |  | 0.75 |     |     |      |  |
|           | Note that the maximum recommended speaker output power is 1W per channel into 8Ω.<br>Output levels that exceed this limit are not guaranteed and may cause damage to the WM8994. |                                    |                              |  |      |     |     |      |  |
|           | <b>Speaker Output Power (Load = 4Ω + 22μH BTL, Stereo Mode)</b>  |                                    |                              |  |      |     |     |      |  |
|           | Output Power   | SPKVDD1=SPKVDD2=5.0V<br>THD+N ≤ 1% | Class D<br>(see note below)  |  | 2.3  |     |     | W    |  |
|           |  | SPKVDD1=SPKVDD2=4.2V<br>THD+N ≤ 1% | Class D                      |  | 1.6  |     |     |      |  |
|           |  | SPKVDD1=SPKVDD2=3.7V<br>THD+N ≤ 1% | Class D                      |  | 1.2  |     |     |      |  |
|           | <b>Speaker Output Power (Load = 4Ω + 22μH BTL, Mono Mode)</b>  |                                    |                              |  |      |     |     |      |  |
|           | Output Power   | SPKVDD1=SPKVDD2=5.0V<br>THD+N ≤ 1% | Class AB<br>(see note below) |  | 2.7  |     |     | W    |  |
|           |  |                                    | Class D<br>(see note below)  |  | 2.7  |     |     |      |  |
|           | Note that the maximum recommended speaker output power is 2W per channel into 4Ω.<br>Output levels that exceed this limit are not guaranteed and may cause damage to the WM8994. |                                    |                              |  |      |     |     |      |  |

## BYPASS PATH PERFORMANCE

### Test Conditions

AVDD1=3.0V (powered from LDO1), DCVDD=1.0V (powered from LDO2), AVDD2=DBVDD=LDO2VDD=CPVDD=1.8V, LDO1VDD=SPKVDD1=SPKVDD2=5V, DGND=AGND=CPGND=SPKGND1=SPKGND2=HP2GND=0V, TA = +25°C, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.

| PARAMETER |   | TEST CONDITIONS        | MIN  | TYP | MAX | UNIT |
|-----------|---|------------------------|--|-----|-----|------|
| F1        | <b>Input PGA to Differential Line Output (Load = 10kΩ // 50pF)</b>                  |                        |  |     |     |      |
|           | SNR   | A-weighted             |  |     | 100 | dB   |
|           | THD   | 0dBV output            |  | -90 |     | dB   |
| F3        | THD+N   | 0dBV output            |  | -87 |     | dB   |
|           | <b>Input PGA to Headphone via MIXOUTL or MIXOUTR (Load = 16Ω)</b>                   |                        |  |     |     |      |
|           | SNR   | A-weighted             |  |     | 98  | dB   |
|           | THD   | Po=20mW                |  | -89 |     | dB   |
|           | THD+N   | Po=20mW                |  | -87 |     | dB   |
|           | THD   | Po=5mW                 |  | -86 |     | dB   |
|           | THD+N   | Po=5mW                 |  | -84 |     | dB   |
| F2        | PSRR (all supplies)   | 100mV (pk-pk)<br>217Hz |  | 49  |     | dB   |
|           | <b>Line Input (IN2LP or IN2RP) to Headphone via MIXOUTL or MIXOUTR (Load = 16Ω)</b> |                        |  |     |     |      |
|           | SNR   | A-weighted             |  |     | 100 | dB   |
|           | THD   | Po=20mW                |  | -86 |     | dB   |
|           | THD+N   | Po=20mW                |  | -84 |     | dB   |
|           | THD   | Po=5mW                 |  | -84 |     | dB   |
| F4        | THD+N   | Po=5mW                 |  | -82 |     | dB   |
|           | PSRR (all supplies)   | 100mV (pk-pk)<br>217Hz |  | 49  |     | dB   |
|           | <b>Line Input (IN2LN or IN2RN) to Headphone via MIXOUTL or MIXOUTR (Load = 16Ω)</b> |                        |  |     |     |      |
|           | SNR   | A-weighted             |  |     | 100 | dB   |
|           | THD   | Po=20mW                |  | -84 |     | dB   |
|           | THD+N   | Po=20mW                |  | -82 |     | dB   |
|           | THD   | Po=5mW                 |  | -82 |     | dB   |
| F5        | THD+N   | Po=5mW                 |  | -80 |     | dB   |
|           | PSRR (all supplies)   | 100mV (pk-pk)<br>217Hz |  | 49  |     | dB   |
|           | <b>Channel Separation (L/R)</b>   |                        |  | 95  |     | dB   |

**Test Conditions**

AVDD1=3.0V (powered from LDO1), DCVDD=1.0V (powered from LDO2), AVDD2=DBVDD=LDO2VDD=CPVDD=1.8V, LDO1VDD=SPKVDD1=SPKVDD2=5V, DGND=AGND=CPGND=SPKGND1=SPKGND2=HP2GND=0V,  $T_A = +25^\circ\text{C}$ , 1kHz sinusoidal signal,  $f_s = 48\text{kHz}$ , PGA gain = 0dB, 24-bit audio data unless otherwise stated.

| PARAMETER |  | TEST CONDITIONS                            |  | MIN | TYP | MAX | UNIT |    |
|-----------|--|--|--|-----|-----|-----|------|----|
| F5        | <b>Direct Voice Path to Earpiece Driver (Load = 16Ω BTL)</b>   | VRXN<br>Direct Voice Path<br>VRXP          |  | 90  | 104 |     | dB   |    |
|           | SNR  | A-weighted                                 |  |     | -70 |     | dB   |    |
|           | THD  | $P_o=50\text{mW}$                          |  |     | -68 | -60 | dB   |    |
|           | PSRR (all supplies)  | 100mV (pk-pk)<br>217Hz                     |  |     | 91  |     | dB   |    |
| F6        | <b>Direct Voice Path to Speaker Outputs (Load = 8Ω + 22μH BTL, Stereo Mode)</b><br><b>Class D Mode, +12dB boost (SPKOUTx_BOOST = 111)</b>                  | VRXN<br>Direct Voice Path<br>VRXP          |  |     | 97  |     | dB   |    |
|           | SNR  | A-weighted                                 |  |     | -62 |     | dB   |    |
|           | THD  | $P_o=0.5\text{W}$                          |  |     | -60 |     | dB   |    |
|           | THD+N  | $P_o=0.5\text{W}$                          |  |     | -67 |     | dB   |    |
|           | THD  | $P_o=1.0\text{W}$                          |  |     | -65 |     | dB   |    |
|           | PSRR (all supplies)  | 100mV (pk-pk)<br>217Hz                     |  |     | 63  |     | dB   |    |
|           | <b>Direct Voice Path to Speaker Outputs (Load = 8Ω + 22μH BTL, Stereo Mode)</b><br><b>Class AB Mode, +12dB boost (SPKOUTx_BOOST = 111)</b>                 |  |  | 103 |     | dB  |      |    |
| F7        | <b>Line Input to Speaker Outputs via SPKMIXL or SPKMIXR (Load = 8Ω + 22μH BTL, Stereo Mode)</b><br><b>Class D Mode, +12dB boost (SPKOUTx_BOOST = 111)</b>  | IN1LP or<br>IN1RP<br>SPKMIXL or<br>SPKMIXR |  |     | -62 |     | dB   |    |
|           | SNR  | A-weighted                                 |  |     | -60 |     | dB   |    |
|           | THD  | $P_o=0.5\text{W}$                          |  |     | -67 |     | dB   |    |
|           | THD+N  | $P_o=0.5\text{W}$                          |  |     | -65 |     | dB   |    |
|           | THD  | $P_o=1.0\text{W}$                          |  |     | 47  |     | dB   |    |
|           | PSRR (all supplies)  | 100mV (pk-pk)<br>217Hz                     |  |     |     |     |      |    |
|           | <b>Line Input to Speaker Outputs via SPKMIXL or SPKMIXR (Load = 8Ω + 22μH BTL, Stereo Mode)</b><br><b>Class AB Mode, +12dB boost (SPKOUTx_BOOST = 111)</b> |  |  | 96  |     | dB  |      |    |
|           | SNR  | A-weighted                                 | IN1LP or<br>IN1RP<br>SPKMIXL or<br>SPKMIXR |     |     | -72 |      | dB |
|           | THD  | $P_o=0.5\text{W}$                          |  |     | -68 |     | dB   |    |
|           | THD+N  | $P_o=0.5\text{W}$                          |  |     | -64 |     | dB   |    |
|           | THD  | $P_o=1.0\text{W}$                          |  |     | -62 |     | dB   |    |
|           | PSRR (all supplies)  | 100mV (pk-pk)<br>217Hz                     |  |     | 47  |     | dB   |    |

## MULTI-PATH CROSSTALK

### Test Conditions

AVDD1=3.0V (powered from LDO1), DCVDD=1.0V (powered from LDO2), AVDD2=DBVDD=LDO2VDD=CPVDD=1.8V, LDO1VDD=SPKVDD1=SPKVDD2=5V, DGND=AGND=CPGND=SPKGND1=SPKGND2=HP2GND=0V, TA = +25°C, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.

| PARAMETER  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|-----------------|-----|-----|-----|------|
| G1 Headset Voice Call:<br>DAC/Headset to Tx Voice Separation<br><br>1kHz 0dBFS DAC playback direct to HPOUT1L and HPOUT1R; Quiescent input on IN1LN/P or IN1RN/P (Gain=+12dB), differential line output; Measure crosstalk at differential line output     |                 |     | 85  |     | dB   |
| G2 Speakerphone Voice Call:<br>DAC/Speaker to Tx Voice Separation<br><br>1kHz 0dBFS DAC playback to speakers, 1W/ch output; Quiescent input on IN1LN/P or IN1RN/P (Gain=+12dB), differential line output; Measure crosstalk at differential line output    |                 |     | 100 |     | dB   |
| G3 Earpiece PCM Voice Call:<br>RXVOICE to Tx Voice Separation<br><br>fs=8kHz for ADC and DAC, DAC_SB_FILT=1; -5dBFS, DAC output to HPOUT2P-HPOUT2N; Quiescent input on input PGA (Gain=+12dB) to ADC via MIXINL or MIXINR; Measure crosstalk at ADC output |                 |     | 110 |     | dB   |
| G4 Speakerphone PCM Voice Call:<br>DAC/Speaker to ADC Separation<br><br>fs=8kHz for ADC and DAC, DAC_SB_FILT=1; 0dBFS DAC output to speaker (1W output); ADC record from input PGA (Gain=+30dB); Measure crosstalk on ADC output                           |                 |     | 90  |     | dB   |
| G5 Speakerphone PCM Voice Call:<br>ADC to DAC/Speaker Separation<br><br>fs=8kHz for ADC and DAC, DAC_SB_FILT=1; Quiescent DAC output to speaker; ADC record from input PGA (Gain=+30dB + 30dB boost); Measure crosstalk on speaker output                  |                 |     | 95  |     | dB   |