Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

WT11i-E

DATA SHEET

Monday, 09 September 2013

Version 1.14

VERSION HISTORY

Version	Comment
1.13	MIC Japan certification information
1.12	FCC/IC SAR requirement
1.11	Peak current consumption corrected from 170 mA to 180 mA
1.1	Recommended PCB land pattern
1.06	External dimensions
1.05	FCC certification notice updated
1.04	Typo corrections
1.03	Page 33: Reset is active high
1.02	Package drawings added
1.01	Ordering information corrected
1.0	Release

TABLE OF CONTENTS

WT11i *Bluetooth®* Module

DESCRIPTION

WT11i is a fully integrated *Bluetooth* 2.1 + EDR, class 1 module combining antenna, *Bluetooth* radio and an on-board iWRAP Bluetooth stack. Bluegiga WT11i provides an ideal solution for developers that want to quickly integrate long range and high performance *Bluetooth* wireless technology to their design without investing several months into *Bluetooth* radio and stack development. WT11i provides a 100dB link budget ensuring long rage and robust *Bluetooth* connectivity. WT11i uses Bluegiga's iWRAP *Bluetooth* stack, which is an embedded *Bluetooth* stack implementing 13 different *Bluetooth* profiles and Apple iAP connectivity. By using WT11i combined with iWRAP *Bluetooth* stack and Bluegiga's excellent technical support designers ensure quick time to market, low development costs and risk.

APPLICATIONS:

- Industrial and M2M
- Point-of-Sale devices
- Computer Accessories

KEY FEATURES:

Radio features:

- Bluetooth v.2.1 + EDR
- Bluetooth class 1 radio
- Transmit power: +17 dBm
- Receiver sensitivity: -86 dBm
- Range: 350 meters line-of-sight
- Integrated chip antenna or U.FL connector

Hardware features:

- UART and USB host interfaces
- 802.11 co-existence interface
- 6 software programmable IO pins
- Operating voltage: 2.7V to 3.6V
- Temperature range: -40C to +85C
- Dimensions: 35.75 x 14.50 x 2.6 mm

Qualifications:

- *Bluetooth*
- CE
- FCC
- IC
- Japan

PHYSICAL OUTLOOK



1 Ordering Information

	U.FL Connector	Internal chip antenna
iWRAP 5.0 firmware	WT11i-E-AI5	WT11i-A-AI5
iWRAP 4.0 firmware	WT11i-E-AI4	WT11i-A-AI4
iWRAP 3.0 firmware	WT11i-E-AI3	WT11i-A-AI3
HCI firmware, BT2.1 + EDR	WT11i-E-HCI21	WT11i-A-HCI21
Custom firmware	WT11i-E-C (*	WT11i-A-C (*

Table 1: Ordering information

**) Custom firmware means any standard firmware with custom parameters (like UART baud rate), custom firmware developer by customer or custom firmware developed by Bluegiga for the customer.*

To order custom firmware you must have a properly filled Custom Firmware Order From and unique ordering code issued by Bluegiga.

Contact sales@bluegiga.com for more information.

2 Pinout and Terminal Description



Figure 1: WT11i connection diagram

	PIN NUMBER	PAD TYPE	DESCRIPTION
RESET	17	Input, internal 220kohm pull-down, internal start up reset circuitry	Active high reset. Keep high for >5 ms to cause a reset
GND	1, 14, 15, 28	GND	GND
VDD_PA	2	Supply voltage	Supply voltage for the RF power amplifier
VDD	16	Supply voltage	Supply voltage for BC4 and the flash memory

Table 2: Supply and RF Terminal Descriptions

PIO PORT	PIN NUMBER	PAD TYPE	DESCRIPTION
PIO[2]	3	Bi-directional, programmamble strength internal pull-down/pull-up	Programmamble input/output line
PIO[3]	4	Bi-directional, programmamble strength internal pull-down/pull-up	Programmamble input/output line
PIO[4]	20	Bi-directional, programmamble strength internal pull-down/pull-up	Programmamble input/output line
PIO[5]	25	Bi-directional, programmamble strength internal pull-down/pull-up	Programmamble input/output line
PIO[6]	18	Bi-directional, programmamble strength internal pull-down/pull-up	Programmamble input/output line
PIO[7]	19	Bi-directional, programmamble strength internal pull-down/pull-up	Programmamble input/output line
AIO[1]	27	Bi-directional	Programmamble analog input/output line

Table 3: GPIO Terminal Descriptions

SPI INTERFACE	PIN NUMBER	PAD TYPE	DESCRIPTION
PCM_OUT	7	CMOS output, tri-state, weak internal pull-down	Synchronous data output
PCM_IN	11	CMOS input, weak internal pull-down	Synchronous data input
PCM_SYNC	13	Bi-directional, weak internal pull-down	Synchronous data sync
PCM_CLK	12	Bi-directional, weak internal pull-down	Synchronous data clock

Table 4: PCM Terminal Descriptions

UART Interfaces	PIN NUMBER	PAD TYPE	DESCRIPTION
UART_TX	26	CMOS output, tri-state, with weak internal pull-up	UART data output, active high
UART_RTS#	5	CMOS output, tri-state, with weak internal pull-up	UART request to send, active low
UART_RX	6	CMOS input, tri-state, with weak internal pull-down	UART data input, active high
UART_CTS#	10	CMOS input, tri-state, with weak internal pull-down	UART clear to send, active low

Table 5: UART Terminal Descriptions

USB Interfaces	PIN NUMBER	PAD TYPE	DESCRIPTION
USB+	8	Bidirectional	USB data plus with selectable internal 1.5k pull-up resistor
USB-	9	Bidirectional	USB data minus

Table 6: USB Terminal Descriptions

SPI INTERFACE	PIN NUMBER	PAD TYPE	DESCRIPTION
SPI_MOSI	24	CMOS input with weak internal pull-down	SPI data input
SPI_CS#	21	CMOS input with weak internal pull-up	Chip select for Serial Peripheral Interface, active low
SPI_CLK	22	CMOS input with weak internal pull-down	SPI clock
SPI_MISO	23	CMOS output, tristate, with weak internal pull down	SPI data output

Table 7: Terminal Descriptions

3 Electrical Characteristics

3.1 Absolute Maximum Ratings

Rating	Min	Max	Unit
Storage Temperature	-40	85	°C
VDD_PA, VDD	-0.4	3.6	V
Other Terminal Voltages	VSS-0.4	VDD+0.4	V

Table 8: Absolute Maximum Ratings

3.2 Recommended Operating Conditions

Rating	Min	Max	Unit
Operating Temperature Range	-40	85	°C
VDD_PA, VDD *)	3.0	3.6	V

*) VDD_PA has an effect on the RF output power.

Table 9: Recommended Operating Conditions

3.3 Current Consumption

	Packet type	Power level	MAX	AVG	Unit
TX	DH1	17 dBm	180	72	mA
		12 dm	170	54	
	DH5	17 dBm	170	128	
		12 dm	170	84	
	2DH5	12 dm	106	93	
	3DH5	12 dm	106	93	
RX	-	-	-	39	
Sleep	-	-	-	50	µA
Inquiry	-	17 dBm		59	mA

Table 10: WT11i Current Consumption

3.4 PIO Current Sink and Source Capability



Figure 2: WT11i PIO Current Drive Capability

3.5 Antenna Specification

4 Physical Dimensions



Figure 3: Physical dimensions (top view)



Figure 4: Dimensions of WT11i-E

4.1 Package Dimensions

DEVICE TYPE:WT11i-A
CUSTOMER :
DWG NO :CM0

MATERIAL :P.S0.4黑色
DATE : 99.02.24

ITEM	W	A0	B0	K0	K1	P	E	F	D	D1	P0	P2
DIM	$56^{+0.3}_{-0.3}$	$14.8^{+0.1}_{-0.1}$	$36.1^{+0.1}_{-0.1}$	$2.9^{+0.1}_{-0.1}$	$0^{+0.1}_{-0.1}$	$20^{+0.1}_{-0.1}$	$1.75^{+0.1}_{-0.1}$	$26.2^{+0.1}_{-0.1}$	$1.5^{+0.1}_{-0.0}$	$2.0^{+0.25}_{-0.0}$	$4.0^{+0.1}_{-0.1}$	$2.0^{+0.1}_{-0.1}$



NOTE:

1. 10 sprocket hole pitch cumulative tolerance±0.2
2. Carrier camber is 1mm in 100mm
3. A0 and B0 measured on a plance 0.3mm above the bottom of the pocket
4. K0 measured from a plane on the inside bottom of the pocket to the top surface of the carrier
5. All dimensions meet EIA-481-2 requirements
6. 22" 1R= 65M 3000PCS 13"1R= 500PCS

CUSTOMER: DESIGNER: DRAW:

Figure 5: WT11i taping



Figure 6: WT11i orientation in the reel

5 Layout Guidelines



Figure 7: Recommended PCB land pattern

WT11i-E can be placed freely without restrictions anywhere in the mother board. Recommended PCB land pattern is shown in the figure 7. On the contrary to WT11i-A, layout around WT11i-E does not have any impact on the performance of the module as long as following general EMC considerations are taken into account.

Use good layout practices to avoid excessive noise coupling to supply voltage traces or sensitive analog signal traces, such as analog audio signals. If using overlapping ground planes use stitching vias separated by max 3 mm to avoid emission from the edges of the PCB. Connect all the GND pins directly to a solid GND plane and make sure that there is a low impedance path for the return current following the signal and supply traces all the way from start to the end.

A good practice is to dedicate one of the inner layers to a solid GND plane and one of the inner layers to supply voltage planes and traces and route all the signals on top and bottom layers of the PCB. This arrangement will make sure that any return current follows the forward current as close as possible and any loops are minimized.

Figure 8: Typical 4-layer PCB construction



Figure 9: Use of stitching vias to avoid emissions from the edges of the PCB

6 UART Interface

This is a standard UART interface for communicating with other serial devices.WT11i UART interface provides a simple mechanism for communicating with other serial devices using the RS232 protocol.

Four signals are used to implement the UART function. When WT11i is connected to another digital device, UART_RX and UART_TX transfer data between the two devices. The remaining two signals, UART_CTS and UART_RTS, can be used to implement RS232 hardware flow control where both are active low indicators. All UART connections are implemented using CMOS technology and have signalling levels of 0V and VDD.

UART configuration parameters, such as data rate and packet format, are set using WT11i software.

Note:

In order to communicate with the UART at its maximum data rate using a standard PC, an accelerated serial port adapter card is required for the PC.

Parameter	Possible Values	
Data Rate	Minimum	1200 bits/s (2%Error)
		9600 bits/s (1%Error)
	Maximum	3M bit/s (1%Error)
Flow Control	RTS/CTS or None	
Parity	None, Odd or Even	
Number of Stop Bits	1 or 2	
Bits per Channel	8	

Table 11: Possible UART Settings

The UART interface is capable of resetting WT11i upon reception of a break signal. A break is identified by a continuous logic low (0V) on the UART_RX terminal, as shown in Figure 10. If tBRK is longer than the value, defined by PSKEY_HOST_IO_UART_RESET_TIMEOUT, (0x1a4), a reset will occur. This feature allows a host to initialise the system to a known state. Also, WT11i can emit a break character that may be used to wake the host.



Figure 10: Break Signal

Table 11 shows a list of commonly used data rates and their associated values for PSKEY_UART_BAUD_RATE (0x204). There is no requirement to use these standard values. Any data rate within the supported range can be set in the PS Key according to the formula in Equation 1

$$\text{Data Rate} = \frac{\text{PSKEY\_UART\_BAUDRATE}}{0.004096}$$

Equation 1: Data Rate

Data Rate (bits/s)	Persistent Store Value	Error	Dec
	Hex		
1200	0x0005	5	1.73%
2400	0x000a	10	1.73%
4800	0x0014	20	1.73%
9600	0x0027	39	-0.82%
19200	0x004f	79	0.45%
38400	0x009d	157	-0.18%
57600	0x00ec	236	0.03%
76800	0x013b	315	0.14%
115200	0x01d8	472	0.03%
230400	0x03b0	944	0.03%
460800	0x075f	1887	-0.02%
921600	0x0ebf	3775	0.00%
1382400	0x161e	5662	-0.01%
1843200	0x1d7e	7550	0.00%
2764800	0x2c3d	11325	0.00%

Table 12: Standard Data Rates

6.1 UART Bypass



Figure 11: UART Bypass Architecture

6.2 UART Configuration While Reset is Active

The UART interface for WT11i while the chip is being held in reset is tristate. This will allow the user to daisy chain devices onto the physical UART bus. The constraint on this method is that any devices connected to this bus must tristate when WT11i reset is de-asserted and the firmware begins to run.

6.3 UART Bypass Mode

Alternatively, for devices that do not tristate the UART bus, the UART bypass mode on BlueCore4-External can be used. The default state of BlueCore4-External after reset is de-asserted; this is for the host UART bus to be connected to the BlueCore4-External UART, thereby allowing communication to BlueCore4-External via the UART. All UART bypass mode connections are implemented using CMOS technology and have signalling levels of 0V and VDD.

In order to apply the UART bypass mode, a BCCMD command will be issued to BlueCore4-External. Upon this issue, it will switch the bypass to PIO[7:4] as Figure 20 indicates. Once the bypass mode has been invoked, WT11i will enter the Deep Sleep state indefinitely.

In order to re-establish communication with WT11i, the chip must be reset so that the default configuration takes effect.

It is important for the host to ensure a clean Bluetooth disconnection of any active links before the bypass mode is invoked. Therefore, it is not possible to have active Bluetooth links while operating the bypass mode.

The current consumption for a device in UART bypass mode is equal to the values quoted for a device in standby mode.

7 USB Interface

This is a full speed (12Mbits/s) USB interface for communicating with other compatible digital devices. WT11i acts as a USB peripheral, responding to requests from a master host controller such as a PC.

The USB interface is capable of driving a USB cable directly. No external USB transceiver is required. The device operates as a USB peripheral, responding to requests from a master host controller such as a PC. Both the OHCI and the UHCI standards are supported. The set of USB endpoints implemented can behave as specified in the USB section of the Bluetooth v2.1 + EDR specification or alternatively can appear as a set of endpoints appropriate to USB audio devices such as speakers.

As USB is a master/slave oriented system (in common with other USB peripherals), WT11i only supports USB Slave operation.

7.1 USB Data Connections

The USB data lines emerge as pins USB_DP and USB_DN. These terminals are connected to the internal USB I/O buffers of the BlueCore4-External, therefore, have a low output impedance. To match the connection to the characteristic impedance of the USB cable, resistors must be placed in series with USB_DP/USB_DN and the cable.

7.2 USB Pull-Up resistor

WT11i features an internal USB pull-up resistor. This pulls the USB_DP pin weakly high when WT11i is ready to enumerate. It signals to the PC that it is a full speed (12Mbits/s) USB device.

The USB internal pull-up is implemented as a current source, and is compliant with section 7.1.5 of the USB specification v1.2. The internal pull-up pulls USB_DP high to at least 2.8V when loaded with a 15k 5% pull-down resistor (in the hub/host) when VDD_PADS = 3.1V. This presents a Thevenin resistance to the host of at least 900. Alternatively, an external 1.5k pull-up resistor can be placed between a PIO line and D+ on the USB cable. The firmware must be alerted to which mode is used by setting PSKEY_USB_PIO_PULLUP appropriately. The default setting uses the internal pull-up resistor.

7.3 USB Power Supply

The USB specification dictates that the minimum output high voltage for USB data lines is 2.8V. To safely meet the USB specification, the voltage on the VDD supply terminal must be an absolute minimum of 3.1V. Bluegiga recommends 3.3V for optimal USB signal quality.

7.4 Self-Powered Mode

In self-powered mode, the circuit is powered from its own power supply and not from the VBUS (5V) line of the USB cable. It draws only a small leakage current (below 0.5mA) from VBUS on the USB cable. This is the easier mode for which to design, as the design is not limited by the power that can be drawn from the USB hub or root port. However, it requires that VBUS be connected to WT11i via a resistor network (Rvb1 and Rvb2), so WT11i can detect when VBUS is powered up. BlueCore4-External will not pull USB_DP high when VBUS is off.

Self-powered USB designs (powered from a battery or PSU) must ensure that a PIO line is allocated for USB pullup purposes. A 1.5k 5% pull-up resistor between USB_DP and the selected PIO line should be fitted to the design. Failure to fit this resistor may result in the design failing to be USB compliant in self-powered mode. The internal pull-up in BlueCore is only suitable for bus-powered USB devices, e.g., dongles.



Figure 12: USB Connections for Self-Powered Mode

The terminal marked USB_ON can be any free PIO pin. The PIO pin selected must be registered by setting PSKEY_USB_PIO_VBUS to the corresponding pin number.

Identifier	Value	Function
R_S	0 to 10 (to be matched per design)**	Impedance matching to USB cable
R_{vb1}	22k 5%	VBUS ON sense divider
R_{vb2}	47k 5%	VBUS ON sense divider

Figure 13: USB Interface Component Values

**) WT11i has internal 22 ohm series resistors at the USB lines.

7.5 Bus-Powered Mode

In bus-powered mode, the application circuit draws its current from the 5V VBUS supply on the USB cable. WT11i negotiates with the PC during the USB enumeration stage about how much current it is allowed to consume. On power-up the device must not draw more than 100 mA but after being configured it can draw up to 500 mA.

For WT11i, the USB power descriptor should be altered to reflect the amount of power required. This is accomplished by setting PSKEY_USB_MAX_POWER (0x2c6). This is higher than for a Class 2 application due to the extra current drawn by the Transmit RF PA. By default for WT11i the setting is 300 mA.

When selecting a regulator, be aware that VBUS may go as low as 4.4V. The inrush current (when charging reservoir and supply decoupling capacitors) is limited by the USB specification. See the USB Specification. Some applications may require soft start circuitry to limit inrush current if more than 10uF is present between VBUS and GND. The 5V VBUS line emerging from a PC is often electrically noisy. As well as regulation down to 3.3V and 1.8V, applications should include careful filtering of the 5V line to attenuate noise that is above the voltage regulator bandwidth. Excessive noise on WT11i supply pins will result in reduced receiver sensitivity and a distorted RF transmit signal.



Figure 14: USB Connections for Bus-Powered Mode

7.6 USB Suspend Current

All USB devices must permit the USB controller to place them in a USB suspend mode. While in USB Suspend, bus-powered devices must not draw more than 2.5mA from USB VBUS (self-powered devices may draw more than 2.5mA from their own supply). This current draw requirement prevents operation of the radio by bus-powered devices during USB Suspend.

When computing suspend current, the current from VBUS through the bus pull-up and pull-down resistors must be included. The pull-up resistor at the device is 1.5 k. (nominal). The pull-down resistor at the hub is 14.25k. to 24.80k. The pull-up voltage is nominally 3.3V, which means that holding one of the signal lines high takes approximately 200uA, leaving only 2.3mA available from a 2.5mA budget. Ensure that external LEDs and/or amplifiers can be turned off by BlueCore4-External. The entire circuit must be able to enter the suspend mode.

7.7 USB Detach and Wake-Up Signaling

WT11i can provide out-of-band signaling to a host controller by using the control lines called USB_DETACH and USB_WAKE_UP. These are outside the USB specification (no wires exist for them inside the USB cable), but can be useful when embedding WT11i into a circuit where no external USB is visible to the user. Both control lines are shared with PIO pins and can be assigned to any PIO pin by setting PSKEY_USB_PIO_DETACH and PSKEY_USB_PIO_WAKEUP to the selected PIO number.

USB_DETACH is an input which, when asserted high, causes WT11i to put USB_DN and USB_DP in high impedance state and turns off the pull-up resistor on DP. This detaches the device from the bus and is logically equivalent to unplugging the device. When USB_DETACH is taken low, WT11i will connect back to USB and await enumeration by the USB host.

USB_WAKE_UP is an active high output (used only when USB_DETACH is active) to wake up the host and allow USB communication to recommence. It replaces the function of the software USB WAKE_UP message (which runs over the USB cable) and cannot be sent while BlueCore4-External is effectively disconnected from the bus.



Figure 15: USB_Detach and USB_Wake_Up Signals

7.8 USB Driver

A USB Bluetooth device driver is required to provide a software interface between BlueCore4-External and Bluetooth software running on the host computer. Please, contact support@bluegiga.com for suitable drivers.

7.9 USB v2.0 Compliance and Compatibility

Although WT11i meets the USB specification, CSR cannot guarantee that an application circuit designed around the module is USB compliant. The choice of application circuit, component choice and PCB layout all affect USB signal quality and electrical characteristics. The information in this document is intended as a guide and should be read in association with the USB specification, with particular attention being given to Chapter 7. Independent USB qualification must be sought before an application is deemed USB compliant and can bear the USB logo. Such qualification can be obtained from a USB plugfest or from an independent USB test house.

Terminals USB_DP and USB_DN adhere to the USB Specification v2.0 (Chapter 7) electrical requirements.

BlueCore4-External is compatible with USB v2.0 host controllers; under these circumstances the two ends agree the mutually acceptable rate of 12Mbits/s according to the USB v2.0 specification.

8 Serial Peripheral Interface (SPI)

The SPI port can be used for system debugging. It can also be used for programming the Flash memory and setting the PSKEY configurations. WT11i uses 16-bit data and 16-bit address serial peripheral interface, where transactions may occur when the internal processor is running or is stopped. SPI interface is connected using the MOSI, MISO, CSB and CLK pins.

SPI interface cannot be used for application purposes.