## imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# **XILINX**®

DS681 (v2.0) April 22, 2011

## XA Spartan-3A Automotive FPGA Family Data Sheet

#### **Product Specification**

## Summary

The Xilinx Automotive (XA) Spartan®-3A family of FPGAs solves the design challenges in most high-volume, cost-sensitive, I/O-intensive automotive electronics applications. The four-member family offers densities ranging from 200,000 to 1.4 million system gates, as shown in Table 1.

## Introduction

XA devices are available in both extended-temperature Q-Grade ( $-40^{\circ}$ C to  $+125^{\circ}$ C T<sub>J</sub>) and I-Grade ( $-40^{\circ}$ C to  $+100^{\circ}$ C T<sub>J</sub>) and are qualified to the industry recognized AEC-Q100 standard.

The XA Spartan-3A family builds on the success of the earlier XA Spartan-3E and XA Spartan-3 FPGA families by increasing the amount of I/O per logic, significantly reducing the cost per I/O. New features improve system performance and reduce the cost of configuration. These XA Spartan-3A family enhancements, combined with proven 90 nm process technology, deliver more functionality and bandwidth per dollar than ever before, setting the new standard in the programmable logic industry.

Because of their exceptionally low cost, XA Spartan-3A FPGAs are ideally suited to a wide range of automotive electronics applications, including infotainment, driver information, and driver assistance modules.

The XA Spartan-3A family is a superior alternative to mask programmed ASICs. FPGAs avoid the high initial mask set costs and lengthy development cycles, while also permitting design upgrades in the field with no hardware replacement necessary because of its inherent programmability, an impossibility with conventional ASICs and ASSPs with their inflexible architecture.

## Features

- Very low cost, high-performance logic solution for high-volume, cost-conscious applications
- Dual-range V<sub>CCAUX</sub> supply simplifies 3.3V-only design
- Suspend, Hibernate modes reduce system power
- Multi-voltage, multi-standard SelectIO<sup>™</sup> interface pins
  - Up to 375 I/O pins or 165 differential signal pairs
  - LVCMOS, LVTTL, HSTL, and SSTL single-ended I/O
  - 3.3V, 2.5V, 1.8V, 1.5V, and 1.2V signaling
  - Selectable output drive, up to 24 mA per pin
  - QUIETIO standard reduces I/O switching noise
  - Full 3.3V  $\pm$  10% compatibility and hot swap compliance

- 640+ Mb/s data transfer rate per differential I/O
- LVDS, RSDS, mini-LVDS, HSTL/SSTL differential I/O with integrated differential termination resistors
- Enhanced Double Data Rate (DDR) support
- DDR/DDR2 SDRAM support up to 266 Mb/s
- Fully compliant 32-/64-bit, 33 MHz PCI™ technology support
- Abundant, flexible logic resources
  - Densities up to 25,344 logic cells, including optional shift register or distributed RAM support
  - Efficient wide multiplexers, wide logic
  - Fast look-ahead carry logic
  - Enhanced 18 x 18 multipliers with optional pipeline
  - IEEE 1149.1/1532 JTAG programming/debug port
- Hierarchical SelectRAM™ memory architecture
  - Up to 576 Kbits of fast block RAM with byte write enables for processor applications
  - Up to 176 Kbits of efficient distributed RAM
- Up to eight Digital Clock Managers (DCMs)
  - Clock skew elimination (delay locked loop)
  - Frequency synthesis, multiplication, division
  - High-resolution phase shifting
  - Wide frequency range (5 MHz to over 320 MHz)
- Eight low-skew global clock networks, eight additional clocks per half device, plus abundant low-skew routing
- Configuration interface to industry-standard PROMs
  - Low-cost, space-saving SPI serial Flash PROM
  - x8 or x8/x16 parallel NOR Flash PROM
  - Unique Device DNA identifier for design authentication
- Complete Xilinx <u>ISE</u>® and <u>WebPACK</u><sup>™</sup> software support plus <u>Spartan-3A Starter Kit</u>
- MicroBlaze<sup>™</sup> and PicoBlaze<sup>™</sup> embedded processor cores
- BGA packaging, Pb-free ONLY
  - Common footprints support easy density migration

Refer to the Spartan-3A FPGA Family Data Sheet (<u>DS529</u>) for a full product description, AC and DC specifications, and package pinout descriptions. Any values shown specifically in this XA Spartan-3A Automotive FPGA Family data sheet override those shown in DS529.

For information regarding reliability qualification, refer to RPT103 (Xilinx Spartan-3A Family Automotive Qualification Report) and RPT070 (Spartan-3A Commercial Qualification Report).

© Copyright 2008–2011 Xilinx, Inc., Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. PCI, PCI Express, PCIe, and PCI-X are trademarks of PCI-SIG. All other trademarks are the property of their respective owners.

## Key Feature Differences from Commercial XC Devices

- AEC-Q100 device qualification and full production part approval process (PPAP) documentation support available in both extended temperature I- and Q-Grades
- Guaranteed to meet full electrical specification over the  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$  temperature range (Q-Grade)
- XA Spartan-3A devices are available in the -4 speed grade only
- PCI-66 is not supported in the XA Spartan-3A FPGA product line
- Platform Flash is not supported within the XA family
- XA Spartan-3A devices are available in Pb-Free packaging only.
- MultiBoot is not supported in XA versions of this product.
- The XA Spartan-3A device must be power cycled prior to reconfiguration.

#### Table 1: Summary of XA Spartan-3A FPGA Attributes)

Device	System Equivaler	Equivalent	CLB Array (One CLB = Four Slices)		Distributed	tributed Block		DCMa	Maximum	Maximum		
Device	Gates	Cells	Rows	Columns	Total CLBs	Total Slices	RAM bits <sup>(1)</sup>	bits <sup>(1)</sup>	Multipliers	DCIVIS	User I/O	I/O Pairs
XA3S200A	200K	4,032	32	16	448	1,792	28K	288K	16	4	195	90
XA3S400A	400K	8,064	40	24	896	3,584	56K	360K	20	4	311	142
XA3S700A	700K	13,248	48	32	1,472	5,888	92K	360K	20	8	372	165
XA3S1400A	1400K	25,344	72	40	2,816	11,264	176K	576K	32	8	375	165

#### Notes:

1. By convention, one Kb is equivalent to 1,024 bits.

## **Architectural Overview**

The XA Spartan-3A family architecture consists of five fundamental programmable functional elements:

- **Configurable Logic Blocks (CLBs)** contain flexible Look-Up Tables (LUTs) that implement logic plus storage elements used as flip-flops or latches. CLBs perform a wide variety of logical functions as well as store data.
- **Input/Output Blocks (IOBs)** control the flow of data between the I/O pins and the internal logic of the device. IOBs support bidirectional data flow plus 3-state operation. Supports a variety of signal standards, including several high-performance differential standards. Double Data-Rate (DDR) registers are included.
- Block RAM provides data storage in the form of 18-Kb dual-port blocks.
- Multiplier Blocks accept two 18-bit binary numbers as inputs and calculate the product.
- Digital Clock Manager (DCM) Blocks provide self-calibrating, fully digital solutions for distributing, delaying, multiplying, dividing, and phase-shifting clock signals. These elements are organized as shown in Figure 1. A dual ring of staggered IOBs surrounds a regular array of CLBs. Each device has two columns of block RAM. Each RAM column consists of several 18-Kb RAM blocks. Each block RAM is associated with a dedicated multiplier. The DCMs are positioned in the center with two at the top and two at the bottom of the device. The XA3S700A and XA3S1400A add two DCMs in the middle of the two columns of block RAM and multipliers. The XA Spartan-3A family features a rich network of routing that interconnect all five functional elements, transmitting signals among them. Each functional element has an associated switch matrix that permits multiple connections to the routing.



1. The XA3S700A and XA3S1400A have two additional DCMs on both the left and right sides as indicated by the dashed lines.



## Configuration

XA Spartan-3A FPGAs are programmed by loading configuration data into robust, reprogrammable, static CMOS configuration latches (CCLs) that collectively control all functional elements and routing resources. The FPGA's configuration data is stored externally in a SPI serial Flash or some other non-volatile medium, either on or off the board. After applying power, the configuration data is written to the FPGA using any of five different modes:

- Serial Peripheral Interface (SPI) from an industry-standard SPI serial Flash
- Byte Peripheral Interface (BPI) Up from an industry-standard x8 or x8/x16 parallel NOR Flash
- Slave Serial, typically downloaded from a processor
- Slave Parallel, typically downloaded from a processor
- Boundary Scan (JTAG), typically downloaded from a processor or system tester

Additionally, each XA Spartan-3A FPGA contains a unique, factory-programmed Device DNA identifier useful for tracking purposes, anti-cloning designs, or IP protection.

## I/O Capabilities

The XA Spartan-3A FPGA SelectIO interface supports many popular single-ended and differential standards. Table 2 shows the number of user I/Os as well as the number of differential I/O pairs available for each device/package combination. Some of the user I/Os are unidirectional input-only pins as indicated in Table 2.

XA Spartan-3A FPGAs support the following single-ended standards:

- 3.3V low-voltage TTL (LVTTL)
- Low-voltage CMOS (LVCMOS) at 3.3V, 2.5V, 1.8V, 1.5V, or 1.2V
- 3.3V PCI at 33 MHz
- HSTL I, II, and III at 1.5V and 1.8V, commonly used in memory applications
- SSTL I and II at 1.8V, 2.5V, and 3.3V, commonly used for memory applications

XA Spartan-3A FPGAs support the following differential standards:

- LVDS, mini-LVDS, RSDS, and PPDS I/O at 2.5V or 3.3V
- Bus LVDS I/O at 2.5V
- TMDS I/O at 3.3V
- Differential HSTL and SSTL I/O
- LVPECL inputs at 2.5V or 3.3V

#### Table 2: Available User I/Os and Differential I/O Pairs

Dovice	FTG256		FGC	G400	FGG484		
Device	User	Differential	User	Differential	User	Differential	
XA3S200A	<b>195</b> (35)	<b>90</b> (50)	-	-	-	-	
XA3S400A	<b>195</b> (35)	<b>90</b> (50)	<b>311</b> (63)	<b>142</b> (78)	-	-	
XA3S700A	-	-	<b>311</b> (63)	<b>142</b> (78)	<b>372</b> (84)	<b>165</b> (93)	
XA3S1400A	-	-	-	-	<b>375</b> (87)	<b>165</b> (93)	

#### Notes:

1. The number shown in **bold** indicates the maximum number of I/O and input-only pins. The number shown in (italics) indicates the number of input-only pins. The differential input-only pin count includes both differential pairs on input-only pins and differential pairs on I/O pins within I/O banks that are restricted to differential inputs.

## **Production Status**

Table 3 indicates the production status of each XA Spartan-3A FPGA by temperature range and speed grade. The table also lists the earliest speed file version required for creating a production configuration bitstream. Later versions are also supported.

#### Table 3: XA Spartan-3A FPGA Family Production Status (Production Speed File)

Temperature Range		I-Grade	Q-Grade
	Speed Grade	Standard (-4)	Standard (-4)
er	XA3S200A	Production (v1.41)	Production (v1.41)
gun	XA3S400A	Production (v1.41)	Production (v1.41)
z t	XA3S700A	Production (v1.41)	Production (v1.41)
Pai	XA3S1400A	Production (v1.41)	Production (v1.41)

## Package Marking

Figure 2 shows the top marking for Spartan-3A FPGAs in BGA packages. The markings for the BGA packages are nearly identical to those for the quad-flat packages, except that the marking is rotated with respect to the ball A1 indicator.



Figure 2: XA Spartan-3A FPGA BGA Package Marking Example

## **Ordering Information**

XA Spartan-3A FPGAs are available in Pb-free packaging only for all device/package combinations.

### **Pb-Free Packaging**



Figure 3: Ordering Information

Device		Speed Grade	Package Type / Number of Pins		•	Temperature Range (T <sub>J</sub> )
XA3S200A	-4	Standard Performance	FTG256	256-ball Fine-Pitch Thin Ball Grid Array (FTBGA)	I	I-Grade (-40°C to 100°C)
XA3S400A			FGG400	400-ball Fine-Pitch Ball Grid Array (FBGA)	Q	Q-Grade (-40°C to 125°C)
XA3S700A			FGG484	484-ball Fine-Pitch Ball Grid Array (FBGA)		
XA3S1400A				·		

#### Notes:

1. The XA Spartan-3A FPGA product line is available in -4 Speed Grade only.

## **DC Electrical Characteristics**

All parameter limits are representative of worst-case supply voltage and junction temperature conditions. Unless otherwise noted, the published parameter values apply to all XA Spartan-3A devices, and AC and DC characteristics are specified using the same numbers for both I-Grade and Q-Grade.

## Absolute Maximum Ratings

Stresses beyond those listed under Table 4: Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions is not implied. Exposure to absolute maximum conditions for extended periods of time adversely affects device reliability.

Symbol	Description	Conditions	Min	Мах	Units
V <sub>CCINT</sub>	Internal supply voltage		-0.5	1.32	V
V <sub>CCAUX</sub>	Auxiliary supply voltage		-0.5	3.75	V
V <sub>CCO</sub>	Output driver supply voltage		-0.5	3.75	V
V <sub>REF</sub>	Input reference voltage		-0.5	V <sub>CCO</sub> +0.5	V
V <sub>IN</sub>	Voltage applied to all User I/O pins and dual-purpose pins	Driver in a high-impedance state	-0.95	4.6	V
	Voltage applied to all Dedicated pins		-0.5	Inn         Max         Uni $0.5$ $1.32$ $\vee$ $0.5$ $3.75$ $\vee$ $0.5$ $3.75$ $\vee$ $0.5$ $3.75$ $\vee$ $0.5$ $3.75$ $\vee$ $0.5$ $\nabla_{CCO} + 0.5$ $\vee$ $0.95$ $4.6$ $\vee$ $0.5$ $4.6$ $\vee$ $ \pm 100$ $m_{\ell}$ $ \pm 2000$ $\vee$ $ \pm 200$ $\vee$ $ \pm 200$ $\vee$ $ \pm 200$ $\vee$ $ 125$ $^{\circ}C$ $65$ $150$ $^{\circ}C$	V
I <sub>IK</sub>	Input clamp current per I/O pin	$-0.5V < V_{IN} < (V_{CCO} + 0.5V)^{(1)}$	-	±100	mA
		Human body model	-	±2000	V
V <sub>IN</sub> du Vo I <sub>IK</sub> Inp V <sub>ESD</sub> Ele	Electrostatic Discharge Voltage	Charged device model	-	±500	V
		Machine model	-	Max         Unit $3.75$ V $3.75$ V $3.75$ V $3.75$ V $V_{CCO} + 0.5$ V $V_{CCO} + 0.5$ V $5$ $4.6$ V $5$ $4.6$ V $5$ $4.6$ V $\pm 100$ m/ $\pm 2000$ V $\pm 2000$ V $\pm 200$ V $125$ °C $5$ $150$ °C	V
TJ	Junction temperature		-	125	°C
T <sub>STG</sub>	Storage temperature		-65	150	°C

#### Table 4: Absolute Maximum Ratings

Notes:

1. Upper clamp applies only when using PCI IOSTANDARDs.

2. For soldering guidelines, see UG112: Device Packaging and Thermal Characteristics and XAPP427: Implementation and Solder Reflow Guidelines for Pb-Free Packages.

## **Power Supply Specifications**

Symbol	Description	Min	Max	Units
V <sub>CCINTT</sub>	Threshold for the V <sub>CCINT</sub> supply	0.4	1.0	V
V <sub>CCAUXT</sub>	Threshold for the V <sub>CCAUX</sub> supply	0.8	2.0	V
V <sub>CCO2T</sub>	Threshold for the V <sub>CCO</sub> Bank 2 supply	0.8	2.0	V

#### Table 5: Supply Voltage Thresholds for Power-On Reset

Notes:

2. To ensure successful power-on, V<sub>CCINT</sub>, V<sub>CCO</sub> Bank 2, and V<sub>CCAUX</sub> supplies must rise through their respective threshold-voltage ranges with no dips at any point.

#### Table 6: Supply Voltage Ramp Rate

Symbol	Description	Min	Max	Units
V <sub>CCINTR</sub>	Ramp rate from GND to valid V <sub>CCINT</sub> supply level	0.2	100	ms
V <sub>CCAUXR</sub>	Ramp rate from GND to valid $V_{CCAUX}$ supply level	0.2	100	ms
V <sub>CCO2R</sub>	Ramp rate from GND to valid $V_{CCO}$ Bank 2 supply level	0.2	100	ms

#### Notes:

- V<sub>CCINT</sub>, V<sub>CCAUX</sub>, and V<sub>CCO</sub> supplies to the FPGA can be applied in any order. However, the FPGA's configuration source (SPI Flash, parallel NOR Flash, microcontroller) might have specific requirements. Check the data sheet for the attached configuration source. Apply V<sub>CCINT</sub> last for lowest overall power consumption (see UG331 chapter "Powering Spartan-3 Generation FPGAs" for more information).
- 2. To ensure successful power-on, V<sub>CCINT</sub>, V<sub>CCO</sub> Bank 2, and V<sub>CCAUX</sub> supplies must rise through their respective threshold-voltage ranges with no dips at any point.

#### Table 7: Supply Voltage Levels Necessary for Preserving CMOS Configuration Latch (CCL) Contents and RAM Data

Symbol	Description	Min	Units
V <sub>DRINT</sub>	$V_{CCINT}$ level required to retain CMOS Configuration Latch (CCL) and RAM data	1.0	V
V <sub>DRAUX</sub>	$V_{CCAUX}$ level required to retain CMOS Configuration Latch (CCL) and RAM data	2.0	V

<sup>1.</sup> V<sub>CCINT</sub>, V<sub>CCAUX</sub>, and V<sub>CCO</sub> supplies to the FPGA can be applied in any order. However, the FPGA's configuration source (SPI Flash, parallel NOR Flash, microcontroller) might have specific requirements. Check the data sheet for the attached configuration source. Apply V<sub>CCINT</sub> last for lowest overall power consumption (see UG331 chapter "Powering Spartan-3 Generation FPGAs" for more information).

## **General Recommended Operating Conditions**

Symbol		Description		Min	Nominal	Max	Units
	Junction temperature	I-Grade	-40	-	100	°C	
1.1		Q-Grade		-	125	°C	
V <sub>CCINT</sub>	Internal supply voltage			1.140	1.200	1.260	V
V <sub>CCO</sub> <sup>(1)</sup>	Output driver supply volt	tage		1.100	-	3.600	V
V	Auxiliary supply	$V_{CCAUX} = 2.5$		2.250	2.500	2.750	V
V CCAUX	voltage(2)	V <sub>CCAUX</sub> = 3.3		3.000	3.300	3.600	V
		PCI IOSTANDARD	CI IOSTANDARD		-	V <sub>CCO</sub> +0.5	V
V <sub>IN</sub>	Input voltage <sup>(3)</sup>	All other	IP or IO_#	-0.5	-	4.10	V
		IOSTANDARDs	IO_Lxxy_# <sup>(4)</sup>	-0.5	-	4.10	V
T <sub>IN</sub>	Input signal transition tin	ne <sup>(5)</sup>		-	-	500	ns

#### Notes:

1. This  $V_{CCO}$  range spans the lowest and highest operating voltages for all supported I/O standards. Table 11 lists the recommended  $V_{CCO}$  range specific to each of the single-ended I/O standards, and Table 13 lists that specific to the differential standards.

2. Define  $V_{CCAUX}$  selection using CONFIG VCCAUX constraint.

3. See XAPP459, Eliminating I/O Coupling Effects when Interfacing Large-Swing Single-Ended Signals to User I/O Pins.

4. For single-ended signals that are placed on a differential-capable I/O, V<sub>IN</sub> of -0.2V to -0.5V is supported but can cause increased leakage between the two pins. See *Parasitic Leakage* in <u>UG331</u>, *Spartan-3 Generation FPGA User Guide*.

5. Measured between 10% and 90%  $V_{CCO}\!.$ 

## **General DC Characteristics for I/O Pins**

Table	9:	<b>General DC</b>	<b>Characteristics o</b>	f User I/O,	<b>Dual-Purpose</b>	, and Dedicated	Pins (	(1)
	•••			,		,		

Symbol	Description	Test Conditions			Тур	Max	Units
IL <sup>(2)</sup>	Leakage current at User I/O, Input-only, Dual-Purpose, and Dedicated pins, FPGA powered	Driver is in a high-impeda $V_{IN} = 0V$ or $V_{CCO}$ max, sa	nce state, ample-tested	-10	_	+10	μA
I <sub>HS</sub>	Leakage current on pins during hot socketing, FPGA unpowered	All pins except INIT_B, PROG_B, DONE, and JTAG pins when PUDC_B = 1.		-10	-	+10	μA
		INIT_B, PROG_B, DONE pins when PUDC_B = 0.	, and JTAG pins or other	Ad	d I <sub>HS</sub> + I <sub>F</sub>	PU	μA
I <sub>RPU</sub> <sup>(3)</sup>	Current through pull-up resistor at User I/O, Dual-Purpose,	V <sub>IN</sub> = GND	$V_{CCO}$ or $V_{CCAUX} = 3.0V$ to 3.6V	-151	-315	-710	μA
	Dedicated pins are powered by		$V_{CCO}$ or $V_{CCAUX} = 2.3V$ to 2.7V	-82	-182	-437	μA
			V <sub>CCO</sub> = 1.7V to 1.9V	-36	-88	-226	μA
			V <sub>CCO</sub> = 1.4V to 1.6V	-22	-56	-148	μA
		$V_{IN} = GND$ $V_{IN} = V_{CCO}$	V <sub>CCO</sub> = 1.14V to 1.26V	-11	-31	-83	μA
R <sub>PU</sub> <sup>(3)</sup>	Equivalent pull-up resistor value	V <sub>IN</sub> = GND	V <sub>CCO</sub> = 3.0V to 3.6V	5.1	11.4	23.9	kΩ
	at User I/O, Dual-Purpose,		$V_{CCO} = 2.3V \text{ to } 2.7V$	6.2	14.8	33.1	kΩ
	(based on I <sub>RPU</sub> per Note 3)		V <sub>CCO</sub> = 1.7V to 1.9V	8.4	21.6	52.6	kΩ
			V <sub>CCO</sub> = 1.4V to 1.6V	10.8	28.4	74.0	kΩ
			V <sub>CCO</sub> = 1.14V to 1.26V	15.3	41.1	119.4	kΩ
I <sub>RPD</sub> <sup>(3)</sup>	Current through pull-down	$V_{IN} = V_{CCO}$	$V_{CCAUX} = 3.0V$ to $3.6V$	167	346	659	μA
	Dual-Purpose, Input-only, and Dedicated pins		V <sub>CCAUX</sub> = 2.25V to 2.75V	100	225	457	μΑ
R <sub>PD</sub> <sup>(3)</sup>	Equivalent pull-down resistor	V <sub>CCAUX</sub> = 3.0V to 3.6V	V <sub>IN</sub> = 3.0V to 3.6V	5.5	10.4	20.8	kΩ
	value at User I/O, Dual-Purpose, Input-only, and Dedicated pins		$V_{IN} = 2.3V$ to 2.7V	4.1	7.8	15.7	kΩ
	(based on I <sub>RPD</sub> per Note 3)		V <sub>IN</sub> = 1.7V to 1.9V	3.0	5.7	11.1	kΩ
			V <sub>IN</sub> = 1.4V to 1.6V	2.7	5.1	9.6	kΩ
			V <sub>IN</sub> = 1.14V to 1.26V	2.4	4.5	8.1	kΩ
		V <sub>CCAUX</sub> = 2.25V to 2.75V	V <sub>IN</sub> = 3.0V to 3.6V	7.9	16.0	35.0	kΩ
			$V_{IN} = 2.3V$ to 2.7V	5.9	12.0	26.3	kΩ
			V <sub>IN</sub> = 1.7V to 1.9V	4.2	8.5	18.6	kΩ
			V <sub>IN</sub> = 1.4V to 1.6V	3.6	7.2	15.7	kΩ
			V <sub>IN</sub> = 1.14V to 1.26V	3.0	6.0	12.5	kΩ
I <sub>REF</sub>	V <sub>REF</sub> current per pin	All $V_{CCO}$ levels		-10	_	+10	μA
C <sub>IN</sub>	Input capacitance		-	3	-	10	pF
R <sub>DT</sub>	Resistance of optional differential termination circuit within a differential I/O pair. Not available	$V_{CCO} = 3.3V \pm 10\%$	LVDS_33, MINI_LVDS_33, RSDS_33	90	100	115	Ω
	on input-only pairs.	$V_{CCO} = 2.5V \pm 10\%$	LVDS_25, MINI_LVDS_25, RSDS_25	90	110	_	Ω

#### Notes:

The numbers in this table are based on the conditions set forth in Table 8. 1.

For single-ended signals that are placed on a differential-capable I/O,  $V_{IN}$  of –0.2V to –0.5V is supported but can cause increased leakage between the two pins. See "Parasitic Leakage" in <u>UG331</u>, *Spartan-3 Generation FPGA User Guide*. This parameter is based on characterization. The pull-up resistance  $R_{PU} = V_{CCO} / I_{RPU}$ . The pull-down resistance  $R_{PD} = V_{IN} / I_{RPD}$ . 2.

3.

## **Quiescent Current Requirements**

Table	10:	Quiescent	Supply	Current	Characteristics
-------	-----	-----------	--------	---------	-----------------

Symbol	Description	Device	Typical <sup>(2)</sup>	l-Grade Maximum <sup>(2)</sup>	Q-Grade Maximum <sup>(2)</sup>	Units
ICCINTQ	Quiescent V <sub>CCINT</sub> supply current	XA3S200A	7	70	110	mA
		XA3S400A	10	125	230	mA
		XA3S700A	13	185	330	mA
		XA3S1400A	24	310	580	mA
Iccoq	Quiescent V <sub>CCO</sub> supply current	XA3S200A	0.2	3	4	mA
		XA3S400A	0.3	4	5	mA
		XA3S700A	0.3	4	5	mA
		XA3S1400A	0.3	4	5	mA
I <sub>CCAUXQ</sub>	Quiescent V <sub>CCAUX</sub> supply current	XA3S200A	5	15	20	mA
		XA3S400A	5	24	40	mA
		XA3S700A	6	34	60	mA
		XA3S1400A	10	58	95	mA

#### Notes:

1. The numbers in this table are based on the conditions set forth in Table 8.

2. Quiescent supply current is measured with all I/O drivers in a high-impedance state and with all pull-up/pull-down resistors at the I/O pads disabled. Typical values are characterized using typical devices at room temperature (T<sub>J</sub> of 25°C at V<sub>CCINT</sub> = 1.2V, V<sub>CCO</sub> = 3.3V, and V<sub>CCAUX</sub> = 2.5V). The maximum limits are tested for each device at the respective maximum specified junction temperature and at maximum voltage limits with V<sub>CCINT</sub> = 1.26V, V<sub>CCO</sub> = 3.6V, and V<sub>CCAUX</sub> = 3.6V. The FPGA is programmed with a "blank" configuration data file (that is, a design with no functional elements instantiated). For conditions other than those described above (for example, a design including functional elements), measured quiescent current levels will be different than the values in the table.

3. There are two recommended ways to estimate the total power consumption (quiescent plus dynamic) for a specific design: a) The <u>Spartan-3A FPGA XPower Estimator</u> provides quick, approximate, typical estimates, and does not require a netlist of the design. b) XPower Analyzer uses a netlist as input to provide maximum estimates as well as more accurate typical estimates.

4. The maximum numbers in this table indicate the minimum current each power rail requires in order for the FPGA to power-on successfully.

5. For information on the power-saving Suspend mode, see XAPP480: Using Suspend Mode in Spartan-3 Generation FPGAs. Suspend mode typically saves 40% total power consumption compared to quiescent current.

## Single-Ended I/O Standards

Table 11: Recommended Operating Conditions for User I/Os Using Single-Ended Standards

IOSTANDARD	V <sub>CCO</sub> for Drivers <sup>(2)</sup>			V <sub>REF</sub>			V <sub>IL</sub>	V <sub>IH</sub>
Attribute	Min (V)	Nom (V)	Max (V)	Min (V) Nom (V) Max (V)			Max (V)	Min (V)
LVTTL	3.0	3.3	3.6				0.8	2.0
LVCMOS33 <sup>(4)</sup>	3.0	3.3	3.6				0.8	2.0
LVCMOS25 <sup>(4,5)</sup>	2.3	2.5	2.7				0.7	1.7
LVCMOS18	1.65	1.8	1.95	V <sub>R</sub> the	<sub>IEF</sub> is not usec ese I/O standa	l for ards	0.4	0.8
LVCMOS15	1.4	1.5	1.6				0.4	0.8
LVCMOS12	1.1	1.2	1.3				0.4	0.7
PCI33_3 <sup>(6)</sup>	3.0	3.3	3.6		-			0.5 • V <sub>CCO</sub>
HSTL_I	1.4	1.5	1.6	0.68	0.75	0.9	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1
HSTL_III	1.4	1.5	1.6	-	0.9	-	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1
HSTL_I_18	1.7	1.8	1.9	0.8	0.9	1.1	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1
HSTL_II_18	1.7	1.8	1.9	-	0.9	-	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1
HSTL_III_18	1.7	1.8	1.9	-	1.1	-	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1
SSTL18_I	1.7	1.8	1.9	0.833	0.900	0.969	V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125
SSTL18_II	1.7	1.8	1.9	0.833	0.900	0.969	V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125
SSTL2_I	2.3	2.5	2.7	1.15	1.25	1.38	V <sub>REF</sub> – 0.150	V <sub>REF</sub> + 0.150
SSTL2_II	2.3	2.5	2.7	1.15	1.25	1.38	V <sub>REF</sub> – 0.150	V <sub>REF</sub> + 0.150
SSTL3_I	3.0	3.3	3.6	1.3	1.5	1.7	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2
SSTL3_II	3.0	3.3	3.6	1.3	1.5	1.7	V <sub>REF</sub> – 0.2	V <sub>REF</sub> + 0.2

#### Notes:

Descriptions of the symbols used in this table are as follows: 1.

 $V_{CCO}$  – the supply voltage for output drivers  $V_{REF}$  – the reference voltage for setting the input switching threshold

V<sub>IL</sub> - the input voltage that indicates a Low logic level

VIH - the input voltage that indicates a High logic level

In general, the V<sub>CCO</sub> rails supply only output drivers, not input circuits. The exceptions are for LVCMOS25 inputs when V<sub>CCAUX</sub> = 3.3V range 2. and for PCI I/O standards.

For device operation, the maximum signal voltage ( $V_{IH}$  max) can be as high as  $V_{IN}$  max. See Table 8. З.

There is approximately 100 mV of hysteresis on inputs using LVCMOS33 and LVCMOS25 I/O standards. 4.

All Dedicated pins (PROG\_B, DONE, SUSPEND, TCK, TDI, TDO, and TMS) draw power from the  $V_{CCAUX}$  rail and use the LVCMOS25 or LVCMOS33 standard depending on  $V_{CCAUX}$ . The Dual-Purpose configuration pins use the LVCMOS25 standard before the User mode. When using these pins as part of a standard 2.5V configuration interface, apply 2.5V to the  $V_{CCO}$  lines of Banks 0, 1, and 2 at power-on as 5. well as throughout configuration.

6. For information on PCI IP solutions, see http://www.xilinx.com/products/design\_resources/conn\_central/protocols/pci\_pcix.htm. The PCI IOSTANDARD is not supported on input-only pins. The PCIX IOSTANDARD is available and has equivalent characteristics, but no PCI-X IP is supported.

		Test Co	onditions	Logic Level Characteristics		
IUSTANDARD	Attribute	l <sub>OL</sub> (mA)	l <sub>OH</sub> (mA)	V <sub>OL</sub> Max (V)	V <sub>OH</sub> Min (V)	
LVTTL <sup>(3)</sup>	2	2	-2	0.4	2.4	
	4	4	-4			
	6	6	-6			
	8	8	-8			
	12	12	-12			
	16	16	-16			
	24	24 <sup>(6)</sup>	-24			
LVCMOS33 <sup>(3)</sup>	2	2	-2	0.4	V <sub>CCO</sub> – 0.4	
	4	4	-4			
	6	6	-6			
	8	8	-8			
	12	12	-12			
	16	16	-16 <sup>(6)</sup>			
	24 <sup>(4)</sup>	24	-24 <sup>(6)</sup>			
LVCMOS25 <sup>(3)</sup>	2	2	-2	0.4	V <sub>CCO</sub> – 0.4	
	4	4	-4			
	6	6	-6			
	8	8	-8			
	12	12	-12			
	16 <sup>(4)</sup>	16	-16 <sup>(6)</sup>			
	24 <sup>(4)</sup>	24 <sup>(6)</sup>	-24 <sup>(6)</sup>			
LVCMOS18 <sup>(3)</sup>	2	2	-2	0.4	V <sub>CCO</sub> – 0.4	
	4	4	-4			
	6	6	6 <sup>(6)</sup>			
	8	8	-8			
	12 <sup>(4)</sup>	12	-12 <sup>(6)</sup>			
	16 <sup>(4)</sup>	16	-16			
LVCMOS15 <sup>(3)</sup>	2	2	-2	0.4	V <sub>CCO</sub> – 0.4	
	4	4	-4			
	6	6	6			
	8 <sup>(4)</sup>	8	-8			
	12 <sup>(4)</sup>	12	-12			
LVCMOS12 <sup>(3)</sup>	2	2	-2	0.4	V <sub>CCO</sub> – 0.4	
	4 <sup>(4)</sup>	4	-4			
	6 <sup>(4)</sup>	6	-6			
PCI33_3 <sup>(5)</sup>		1.5	-0.5	10% V <sub>CCO</sub>	90% V <sub>CCO</sub>	

#### Table 12: DC Characteristics of User I/Os Using Single-Ended Standards

#### Table 12: DC Characteristics of User I/Os Using Single-Ended Standards (Cont'd)

	Test Co	onditions	Logic Level Characteristics		
	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)	V <sub>OL</sub> Max (V)	V <sub>OH</sub> Min (V)	
HSTL_I <sup>(4)</sup>	8	-8	0.4	V <sub>CCO</sub> – 0.4	
HSTL_III <sup>(4)</sup>	24 <sup>(7)</sup>	-8	0.4	V <sub>CCO</sub> – 0.4	
HSTL_I_18	8	-8	0.4	V <sub>CCO</sub> – 0.4	
HSTL_II_18 <sup>(4)</sup>	16	-16 <sup>(7)</sup>	0.4	V <sub>CCO</sub> – 0.4	
HSTL_III_18	24 <sup>(7)</sup>	-8	0.4	V <sub>CCO</sub> – 0.4	
SSTL18_I	6.7	-6.7	V <sub>TT</sub> – 0.475	V <sub>TT</sub> + 0.475	
SSTL18_II <sup>(4)</sup>	13.4	-13.4	V <sub>TT</sub> – 0.475	V <sub>TT</sub> + 0.475	
SSTL2_I	8.1	-8.1	V <sub>TT</sub> – 0.61	V <sub>TT</sub> + 0.61	
SSTL2_II <sup>(4)</sup>	16.2	-16.2	V <sub>TT</sub> – 0.80	V <sub>TT</sub> + 0.80	
SSTL3_I	8	-8	V <sub>TT</sub> – 0.6	V <sub>TT</sub> + 0.6	
SSTL3_II	16	-16	V <sub>TT</sub> – 0.8	V <sub>TT</sub> + 0.8	

#### Notes:

1. The numbers in this table are based on the conditions set forth in Table 8 and Table 11.

2. Descriptions of the symbols used in this table are as follows:

 $I_{OL}$  — the output current condition under which  $V_{OL}$  is tested  $I_{OH}$  — the output current condition under which  $V_{OH}$  is tested  $V_{OL}$  — the output voltage that indicates a Low logic level

 $\begin{array}{ll} V_{OH} & - \mbox{ the output voltage that indicates a High logic level} \\ V_{IL} & - \mbox{ the input voltage that indicates a Low logic level} \\ V_{IH} & - \mbox{ the input voltage that indicates a High logic level} \end{array}$ 

 $V_{CCO}$  — the supply voltage for output drivers  $V_{REF}$  — the reference voltage for setting the input switching threshold  $V_{TT}$  — the voltage applied to a resistor termination

З. For the LVCMOS and LVTTL standards: the same  $V_{OL}$  and  $V_{OH}$  limits apply for both the Fast and Slow slew attributes.

These higher-drive output standards are supported only on FPGA banks 1 and 3. Inputs are unrestricted. See the chapter "Using I/O 4. Resources" in UG331

Tested according to the relevant PCI specifications. For information on PCI IP solutions, see 5. http://www.xilinx.com/products/design\_resources/conn\_central/protocols/pci\_pcix.htm. The PCI IOSTANDARD is not supported on input-only pins. The PCIX IOSTANDARD is available and has equivalent characteristics, but no PCI-X IP is supported.

- 6. DE-RATE by 20% for T<sub>J</sub> above 100°C
- DE-RATE by 5% for T<sub>1</sub> above 100°C 7.

## **Differential I/O Standards**

#### **Differential Input Pairs**



Figure 4: Differential Input Voltages

	Vcc	o for Drive	rs <sup>(1)</sup>		V <sub>ID</sub>			V <sub>ICM</sub> <sup>(2)</sup>	
	Min (V)	Nom (V)	Max (V)	Min (mV)	Nom (mV)	Max (mV)	Min (V)	Nom (V)	Max (V)
LVDS_25 <sup>(3)</sup>	2.25	2.5	2.75	100	350	600	0.3	1.25	2.35
LVDS_33 <sup>(3)</sup>	3.0	3.3	3.6	100	350	600	0.3	1.25	2.35
BLVDS_25 <sup>(4)</sup>	2.25	2.5	2.75	100	300	-	0.3	1.3	2.35
MINI_LVDS_25 <sup>(3)</sup>	2.25	2.5	2.75	200	-	600	0.3	1.2	1.95
MINI_LVDS_33 <sup>(3)</sup>	3.0	3.3	3.6	200	-	600	0.3	1.2	1.95
LVPECL_25 <sup>(5)</sup>		Inputs Only		100	800	1000	0.3	1.2	1.95
LVPECL_33 <sup>(5)</sup>		Inputs Only		100	800	1000	0.3	1.2	2.8 <mark>(6)</mark>
RSDS_25 <sup>(3)</sup>	2.25	2.5	2.75	100	200	-	0.3	1.2	1.5
RSDS_33 <sup>(3)</sup>	3.0	3.3	3.6	100	200	-	0.3	1.2	1.5
TMDS_33 <sup>(3,4,7)</sup>	3.14	3.3	3.47	150	-	1200	2.7	-	3.23
PPDS_25 <sup>(3)</sup>	2.25	2.5	2.75	100	-	400	0.2	-	2.3
PPDS_33 <sup>(3)</sup>	3.0	3.3	3.6	100	-	400	0.2	-	2.3
DIFF_HSTL_I_18	1.7	1.8	1.9	100	-	-	0.8	-	1.1
DIFF_HSTL_II_18 <sup>(8)</sup>	1.7	1.8	1.9	100	-	-	0.8	-	1.1
DIFF_HSTL_III_18	1.7	1.8	1.9	100	-	_	0.8	-	1.1
DIFF_HSTL_I	1.4	1.5	1.6	100	-	-	0.68		0.9
DIFF_HSTL_III	1.4	1.5	1.6	100	-	_	_	0.9	_
DIFF_SSTL18_I	1.7	1.8	1.9	100	-	-	0.7	-	1.1
DIFF_SSTL18_II <sup>(8)</sup>	1.7	1.8	1.9	100	-	-	0.7	-	1.1
DIFF_SSTL2_I	2.3	2.5	2.7	100	-	_	1.0	-	1.5
DIFF_SSTL2_II <sup>(8)</sup>	2.3	2.5	2.7	100	-	-	1.0	-	1.5
DIFF_SSTL3_I	3.0	3.3	3.6	100	-	-	1.1	-	1.9
DIFF_SSTL3_II	3.0	3.3	3.6	100	-	-	1.1	-	1.9

#### Table 13: Recommended Operating Conditions for User I/Os Using Differential Signal Standards

#### Notes:

1. The  $V_{CCO}$  rails supply only differential output drivers, not input circuits.

2. V<sub>ICM</sub> must be less than V<sub>CCAUX</sub>.

 These true differential output standards are supported only on FPGA banks 0 and 2. Inputs are unrestricted. See the chapter "Using I/O Resources" in UG331.

4. See External Termination Requirements for Differential I/O, page 16.

- 5. LVPECL is supported on inputs only, not outputs. LVPECL\_33 requires V<sub>CCAUX</sub>=3.3V ± 10%.
- 6. LVPECL\_33 maximum  $V_{ICM}$  = the lower of 2.8V or  $V_{CCAUX}$  ( $V_{ID}$  / 2)
- 7. Requires V<sub>CCAUX</sub> = 3.3V ± 10% for inputs. (V<sub>CCAUX</sub> 300 mV)  $\leq$  V<sub>ICM</sub>  $\leq$  (V<sub>CCAUX</sub> 37 mV)

 These higher-drive output standards are supported only on FPGA banks 1 and 3. Inputs are unrestricted. See the chapter "Using I/O Resources" in UG331.

 V<sub>REF</sub> inputs are used for the DIFF\_SSTL and DIFF\_HSTL standards. The V<sub>REF</sub> settings are the same as for the single-ended versions in Table 11. Other differential standards do not use V<sub>REF</sub>

## **Differential Output Pairs**



Figure 5: Differential Output Voltages

Table	14: DC	Characteristics	of User I/O	s Using	Differential	Signal	Standards
-------	--------	-----------------	-------------	---------	--------------	--------	-----------

IOSTANDARD Attribute				V <sub>OCM</sub>	V <sub>OH</sub>	V <sub>OL</sub>		
IOSTANDAND Allibule	Min (mV)	Typ (mV)	Max (mV)	Min (V)	Typ (V)	Max (V)	Min (V)	Max (V)
LVDS_25	247	350	454	1.125	-	1.375	-	-
LVDS_33	247	350	454	1.125	-	1.375	-	-
BLVDS_25	240	350	460	-	1.30	-	-	-
MINI_LVDS_25	300	-	600	1.0	-	1.4	-	-
MINI_LVDS_33	300	-	600	1.0	-	1.4	-	_
RSDS_25	100	-	400	1.0	-	1.4	-	_
RSDS_33	100	-	400	1.0	-	1.4	-	_
TMDS_33	400	-	800	V <sub>CCO</sub> – 0.405	-	V <sub>CCO</sub> – 0.190	_	-
PPDS_25	100	-	400	0.5	0.8	1.4	-	—
PPDS_33	100	-	400	0.5	0.8	1.4	-	—
DIFF_HSTL_I_18	-	-	-	-	-	_	$V_{CCO} - 0.4$	0.4
DIFF_HSTL_II_18	—	—	—	_	_	-	$V_{CCO} - 0.4$	0.4
DIFF_HSTL_III_18	-	_	_	_	-	-	$V_{CCO} - 0.4$	0.4
DIFF_HSTL_I	-	-	-	-	-	_	$V_{CCO} - 0.4$	0.4
DIFF_HSTL_III	-	_	_	_	-	-	$V_{CCO} - 0.4$	0.4
DIFF_SSTL18_I	—	_	—	_	_	-	V <sub>TT</sub> + 0.475	V <sub>TT</sub> – 0.475
DIFF_SSTL18_II	-	_	_	_	-	-	V <sub>TT</sub> + 0.475	$V_{TT} - 0.475$
DIFF_SSTL2_I	-	_	_	_	-	-	V <sub>TT</sub> + 0.61	V <sub>TT</sub> – 0.61
DIFF_SSTL2_II	-	-	-	-	-	_	V <sub>TT</sub> + 0.81	V <sub>TT</sub> – 0.81
DIFF_SSTL3_I	-	-	-	-	-	_	V <sub>TT</sub> + 0.6	V <sub>TT</sub> – 0.6
DIFF_SSTL3_II	_	_	_	_	_	_	V <sub>TT</sub> + 0.8	V <sub>TT</sub> – 0.8

#### Notes:

1. The numbers in this table are based on the conditions set forth in Table 8 and Table 13.

2. See External Termination Requirements for Differential I/O, page 16.

3. Output voltage measurements for all differential standards are made with a termination resistor (R<sub>T</sub>) of 100Ω across the N and P pins of the differential signal pair.

 At any given time, no more than two of the following differential output standards can be assigned to an I/O bank: LVDS\_25, RSDS\_25, MINI\_LVDS\_25, PPDS\_25 when V<sub>CCO</sub>=2.5V, or LVDS\_33, RSDS\_33, MINI\_LVDS\_33, TMDS\_33, PPDS\_33 when V<sub>CCO</sub> = 3.3V

www.xilinx.com

#### **External Termination Requirements for Differential I/O**

#### LVDS, RSDS, MINI\_LVDS, and PPDS I/O Standards





BLVDS\_25 I/O Standard



Figure 7: External Termination Resistors for BLVDS\_25 I/O Standard

#### TMDS\_33 I/O Standard



Figure 8: External Input Resistors Required for TMDS\_33 I/O Standard

www.xilinx.com

## Device DNA Data Retention, Read Endurance

#### Table 15: Device DNA Identifier Memory Characteristics

Symbol	Description	Minimum	Units
DNA_CYCLES	Number of READ operations or JTAG ISC_DNA read operations. Unaffected by HOLD or SHIFT operations.	30,000,000	Read cycles

## **Switching Characteristics**

All XA Spartan-3A FPGAs ship in the -4 speed grade. Switching characteristics in this document are designated as Production as shown in Table 16.

**Production**: These specifications are approved once enough production silicon of a particular device family member has been characterized to provide full correlation between speed files and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes.

## **Software Version Requirements**

Production-quality systems must use FPGA designs compiled using a speed file designated as PRODUCTION status. FPGA designs using a less mature speed file designation should only be used during system prototyping or pre-production qualification. FPGA designs with speed files designated as Preview, Advance, or Preliminary should not be used in a production-quality system.

Whenever a speed file designation changes, as a device matures toward Production status, rerun the latest Xilinx ISE software on the FPGA design to ensure that the FPGA design incorporates the latest timing information and software updates.

All parameter limits are representative of worst-case supply voltage and junction temperature conditions. Unless otherwise noted, the published parameter values apply to all XA Spartan-3A devices, and AC and DC characteristics are specified using the same numbers for both I-Grade and Q-Grade.

To create a Xilinx user account and sign up for automatic E-mail notification whenever this data sheet is updated:

• Sign Up for Alerts: www.xilinx.com/support/answers/18683.htm

Timing parameters and their representative values are selected for inclusion below either because they are important as general design requirements or they indicate fundamental device performance characteristics. The XA Spartan-3A FPGA speed files (v1.41), part of the Xilinx Development Software, are the original source for many but not all of the values. The speed grade designations for these files are shown in Table 16. For more complete, more precise, and worst-case data, use the values reported by the Xilinx static timing analyzer (TRACE in the Xilinx development software) and back-annotated to the simulation netlist.

Table	16: XA	Spartan-3A	FPGA v1.41	Speed	Grade	Designations
-------	--------	------------	------------	-------	-------	--------------

Device	Production
XA3S200A	-4
XA3S400A	-4
XA3S700A	-4
XA3S1400A	-4

Table 17 provides the recent history of the XA Spartan-3A FPGA speed files.

#### Table 17: XA Spartan-3A FPGA Speed File Version History

Version	ISE Release	Description
1.39	10.1.01i	Initial release.
1.40	10.1.02i	Updated input timing adjustments.
1.41	10.1.03i	Updated output timing adjustments.

## I/O Timing

#### Pin-to-Pin Clock-to-Output Times

#### Table 18: Pin-to-Pin Clock-to-Output Times for the IOB Output Path

Symbol	Description	Conditions	Dovico	Speed Grade: -4	
Symbol	Description			Мах	Units
Clock-to-Output	Times				
T <sub>ICKOFDCM</sub>	When reading from the Output Flip-Flop (OFF), the time from the active transition on the Global Clock pin to data appearing at the Output pin. The DCM is in use.	LVCMOS25 <sup>(2)</sup> , 12mA	XA3S200A	3.27	ns
		rate, with DCM <sup>(3)</sup>	XA3S400A	3.33	ns
			XA3S700A	3.50	ns
			XA3S1400A	3.99	ns
T <sub>ICKOF</sub>	When reading from OFF, the time from the	LVCMOS25 <sup>(2)</sup> , 12mA output drive, Fast slew rate, without DCM	XA3S200A	5.24	ns
	active transition on the Global Clock pin to data appearing at the Output pin. The DCM is		XA3S400A	5.12	ns
	not in use.		XA3S700A	5.34	ns
			XA3S1400A	5.69	ns

Notes:

1. The numbers in this table are tested using the methodology presented in Table 26 and are based on the operating conditions set forth in Table 8 and Table 11.

 This clock-to-output time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or a standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data Output. If the former is true, *add* the appropriate Input adjustment from Table 22. If the latter is true, *add* the appropriate Output adjustment from Table 25.

3. DCM output jitter is included in all measurements.

#### **Pin-to-Pin Setup and Hold Times**

#### Table 19: Pin-to-Pin Setup and Hold Times for the IOB Input Path (System Synchronous)

Symbol	Description	Conditions	Device	Speed Grade: -4	Units
		Conditions		Min	
Setup Times					
T <sub>PSDCM</sub>	When writing to the Input Flip-Flop (IFF), the	LVCMOS25 <sup>(2)</sup> ,	XA3S200A	2.84	ns
	time from the setup of data at the input pin to the active transition at a Global Clock pin.	with DCM <sup>(4)</sup> $(4)$	XA3S400A	2.68	ns
	The DCM is in use. No Input Delay is		XA3S700A	2.57	ns
	programmed.		XA3S1400A	2.17	ns
T <sub>PSFD</sub>	When writing to IFF, the time from the setup	LVCMOS25 <sup>(2)</sup> ,	XA3S200A	2.76	ns
	at the Global Clock pin. The DCM is not in use. The Input Delay is programmed.	IFD_DELAY_VALUE = 5, without DCM	XA3S400A	2.60	ns
			XA3S700A	2.63	ns
			XA3S1400A	2.41	ns
Hold Times					
T <sub>PHDCM</sub>	When writing to IFF, the time from the active transition at the Global Clock pin to the point when data must be held at the Input pin. The DCM is in use. No Input Delay is programmed.	LVCMOS25 <sup>(3)</sup> , IFD_DELAY_VALUE = 0, with DCM <sup>(4)</sup>	XA3S200A	-0.52	ns
			XA3S400A	-0.29	ns
			XA3S700A	-0.12	ns
			XA3S1400A	0.00	ns
T <sub>PHFD</sub>	When writing to IFF, the time from the active	LVCMOS25 <sup>(3)</sup> , IFD_DELAY_VALUE = 5, without DCM	XA3S200A	-0.56	ns
	when data must be held at the Input pin. The		XA3S400A	-0.42	ns
	DCM is not in use. The Input Delay is		XA3S700A	-0.75	ns
	programmed.		XA3S1400A	-0.69	ns

Notes:

- 1. The numbers in this table are tested using the methodology presented in Table 26 and are based on the operating conditions set forth in Table 8 and Table 11.
- 2. This setup time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the data Input. If this is true of the Global Clock Input, subtract the appropriate adjustment from Table 22. If this is true of the data Input, add the appropriate Input adjustment from the same table.
- 3. This hold time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the data Input. If this is true of the Global Clock Input, add the appropriate Input adjustment from Table 22. If this is true of the data Input, subtract the appropriate Input adjustment from the same table. When the hold time is negative, it is possible to change the data before the clock's active edge.
- 4. DCM output jitter is included in all measurements.

#### Input Setup and Hold Times

#### Table 20: Setup and Hold Times for the IOB Input Path

Cumbal	Description	Conditions	IFD_ DEL AX Device		Speed Grade: -4	Unite
Symbol	Description	Conditions DELAY_ VALUE		Device	Min	Units
Setup Times	;					
TIOPICK	Time from the setup of data at the	LVCMOS25 <sup>(2)</sup>	0	XA3S200A	1.81	ns
	Input pin to the active transition at the ICLK input of the Input Flip-Flop (IFF). No Input Delay is programmed.			XA3S400A	1.51	ns
					XA3S700A	1.51
				XA3S1400A	1.74	ns

	_		IFD_		Speed Grade: -4	
Symbol	Description	Conditions	DELAY_ VALUE	Device	Min	Units
T <sub>IOPICKD</sub>	Time from the setup of data at the	LVCMOS25 <sup>(2)</sup>	1	XA3S200A	2.20	ns
	Input pin to the active transition at the ICLK input of the Input		2		2.93	ns
	Flip-Flop (IFF). The Input Delay is		3		3.78	ns
	programmed.		4		4.37	ns
			5		4.20	ns
			6		5.23	ns
			7		6.11	ns
			8		6.71	ns
			1	XA3S400A	2.02	ns
			2		2.67	ns
			3		3.43	ns
			4		3.96	ns
			5		3.95	ns
			6		4.81	ns
			7		5.66	ns
			8		6.19	ns
			1	XA3S700A	1.95	ns
			2		2.83	ns
			3		3.72	ns
			4		4.31	ns
			5		4.14	ns
			6		5.19	ns
			7		6.10	ns
			8		6.73	ns
			1	XA3S1400A	2.17	ns
			2		2.92	ns
			3		3.76	ns
			4		4.32	ns
			5		4.19	ns
			6		5.09	ns
			7		5.98	ns
			8		6.57	ns
Hold Times						
T <sub>IOICKP</sub>	Time from the active transition at	LVCMOS25 <sup>(3)</sup>	0	XA3S200A	-0.65	ns
	the ICLK input of the Input			XA3S400A	-0.42	ns
	data must be held at the Input pin.			XA3S700A	-0.67	ns
	No Input Delay is programmed.			XA3S1400A	-0.71	ns

#### Table 20: Setup and Hold Times for the IOB Input Path (Cont'd)

		<b>_</b>	IFD_		Speed Grade: -4	
Symbol	Description	Conditions	DELAY_ VALUE	Device	Min	Units
T <sub>IOICKPD</sub>	Time from the active transition at	LVCMOS25 <sup>(3)</sup>	1	XA3S200A	-1.51	ns
	the ICLK input of the Input Flip-Flop (IFF) to the point where		2		-2.09	ns
	data must be held at the Input pin.		3		-2.40	ns
	The Input Delay is programmed.		4		-2.68	ns
			5		-2.56	ns
			6		-2.99	ns
			7		-3.29	ns
			8		-3.61	ns
			1	XA3S400A	-1.12	ns
			2		-1.70	ns
			3		-2.08	ns
			4		-2.38	ns
			5		-2.23	ns
			6		-2.69	ns
			7		-3.08	ns
			8		-3.35	ns
			1	XA3S700A	-1.67	ns
			2		-2.27	ns
			3		-2.59	ns
			4		-2.92	ns
			5	-	-2.89	ns
			6		-3.22	ns
			7		-3.52	ns
			8		-3.81	ns
			1	XA3S1400A	-1.60	ns
			2		-2.06	ns
			3		-2.46	ns
			4		-2.86	ns
			5		-2.88	ns
			6		-3.24	ns
			7		-3.55	ns
			8		-3.89	ns
Set/Reset P	Pulse Width					
T <sub>RPW_IOB</sub>	Minimum pulse width to SR control input on IOB			All	1.61	ns

#### Table 20: Setup and Hold Times for the IOB Input Path (Cont'd)

Notes:

2. This setup time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. If this is true, add the appropriate Input adjustment from Table 22.

<sup>1.</sup> The numbers in this table are tested using the methodology presented in Table 26 and are based on the operating conditions set forth in Table 8 and Table 11.

<sup>3.</sup> These hold times require adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. If this is true, subtract the appropriate Input adjustment from Table 22. When the hold time is negative, it is possible to change the data before the clock's active edge.

## **Input Propagation Times**

#### Table 21: Propagation Times for the IOB Input Path

<b>.</b>		• •••	IFD_	Speed Grade: -4		
Symbol	Description	Conditions	DELAY_ VALUE	Device	Max	Units
Propagation	n Times					
T <sub>IOPLI</sub>	The time it takes for data to travel	LVCMOS25 <sup>(2)</sup>	0	XA3S200A	2.04	ns
	trom the Input pin through the IFF latch to the I output with no input			XA3S400A	1.74	ns
	delay programmed			XA3S700A	1.74	ns
				XA3S1400A	1.97	ns
T <sub>IOPLID</sub>	The time it takes for data to travel	LVCMOS25 <sup>(2)</sup>	1	XA3S200A	2.43	ns
	from the Input pin through the IFF		2		3.16	ns
	delay programmed		3		4.01	ns
			4		4.60	ns
			5		4.43	ns
			6		5.46	ns
			7		6.33	ns
			8	6.94	6.94	ns
			1	XA3S400A	2.25	ns
			2		2.90	ns
			3		3.66	ns
			4		4.19	ns
			5		4.18	ns
			6		5.03	ns
			7		5.88	ns
			8		6.42	ns
			1	XA3S700A	2.18	ns
			2		3.06	ns
			3		3.95	ns
			4		4.54	ns
			5		4.37	ns
			6		5.42	ns
			7		6.33	ns
			8		6.96	ns
			1	XA3S1400A	2.40	ns
			2		3.15	ns
			3		3.99	ns
			4		4.55	ns
			5		4.42	ns
			6		5.32	ns
			7		6.21	ns
			8		6.80	ns

#### Notes:

- 1. The numbers in this table are tested using the methodology presented in Table 26 and are based on the operating conditions set forth in Table 8 and Table 11.
- 2. This propagation time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. When this is true, *add* the appropriate Input adjustment from Table 22.

#### **Input Timing Adjustments**

#### Table 22: Input Timing Adjustments by IOSTANDARD

Convert Input Time from I VCMOS25 to the Following Signal Standard (IOSTANDARD)	Add the Adjustment Below	Unite
Convert input Time from Evenes25 to the Following Signal Standard (103 FANDARD)	Speed Grade: -4	Units
Single-Ended Standards		
LVTTL	0.62	ns
LVCMOS33	0.54	ns
LVCMOS25	0	ns
LVCMOS18	0.83	ns
LVCMOS15	0.60	ns
LVCMOS12	0.31	ns
PCI33_3	0.45	ns
HSTL_I	0.72	ns
HSTL_III	0.85	ns
HSTL_I_18	0.69	ns
HSTL_II_18	0.83	ns
HSTL_III_18	0.79	ns
SSTL18_I	0.71	ns
SSTL18_II	0.71	ns
SSTL2_I	0.71	ns
SSTL2_II	0.71	ns
SSTL3_I	0.78	ns
SSTL3_II	0.78	ns
Differential Standards		
LVDS_25	0.79	ns
LVDS_33	0.79	ns
BLVDS_25	0.79	ns
MINI_LVDS_25	0.84	ns
MINI_LVDS_33	0.84	ns
LVPECL_25	0.80	ns
LVPECL_33	0.80	ns
RSDS_25	0.83	ns
RSDS_33	0.83	ns
TMDS_33	0.80	ns
PPDS_25	0.81	ns
PPDS_33	0.81	ns
DIFF_HSTL_I_18	0.80	ns
DIFF_HSTL_II_18	0.98	ns
DIFF_HSTL_III_18	1.05	ns
DIFF_HSTL_I	0.77	ns
DIFF_HSTL_III	1.05	ns
DIFF_SSTL18_I	0.76	ns
DIFF_SSTL18_II	0.76	ns
DIFF_SSTL2_I	0.77	ns
DIFF_SSTL2_II	0.77	ns
DIFF_SSTL3_I	1.06	ns
DIFF_SSTL3_II	1.06	ns

Notes:

1. The numbers in this table are tested using the methodology presented in Table 26 and are based on the operating conditions set forth in Table 8, Table 11, and Table 13.

2. These adjustments are used to convert input path times originally specified for the LVCMOS25 standard to times that correspond to other signal standards.

#### **Output Propagation Times**

#### Table 23: Timing for the IOB Output Path

Symbol	Description	Conditions	Dovice	Speed Grade: -4	Unito
Symbol	mbol Description Cond		Device	Мах	Units
Clock-to-Outp	ut Times				
T <sub>IOCKP</sub>	When reading from the Output Flip-Flop (OFF), the time from the active transition at the OCLK input to data appearing at the Output pin	LVCMOS25 <sup>(2)</sup> , 12 mA output drive, Fast slew rate	All	3.13	ns
Propagation T	imes				
T <sub>IOOP</sub>	The time it takes for data to travel from the IOB's O input to the Output pin	LVCMOS25 <sup>(2)</sup> , 12 mA output drive, Fast slew rate	All	2.91	ns
Set/Reset Tim	es				
T <sub>IOSRP</sub>	Time from asserting the OFF's SR input to setting/resetting data at the Output pin	LVCMOS25 <sup>(2)</sup> , 12 mA output drive, Fast slew	All	3.89	ns
T <sub>IOGSRQ</sub>	Time from asserting the Global Set Reset (GSR) input on the STARTUP_SPARTAN3A primitive to setting/resetting data at the Output pin	rate		9.65	ns

Notes:

1. The numbers in this table are tested using the methodology presented in Table 26 and are based on the operating conditions set forth in Table 8 and Table 11.

2. This time requires adjustment whenever a signal standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data Output. When this is true, *add* the appropriate Output adjustment from Table 25.

### **Three-State Output Propagation Times**

#### Table 24: Timing for the IOB Three-State Path

Symbol	Description	Conditions Device	Dovice	Speed Grade: -4	Unito
Symbol			Device	Мах	Units
Synchronous	Output Enable/Disable Times				
Т <sub>ЮСКНZ</sub>	Time from the active transition at the OTCLK input of the Three-state Flip-Flop (TFF) to when the Output pin enters the high-impedance state	LVCMOS25, 12 mA output drive, Fast slew rate	All	0.76	ns
T <sub>IOCKON</sub> <sup>(2)</sup>	Time from the active transition at TFF's OTCLK input to when the Output pin drives valid data			3.06	ns
Asynchronou	s Output Enable/Disable Times				
T <sub>GTS</sub>	Time from asserting the Global Three State (GTS) input on the STARTUP_SPARTAN3A primitive to when the Output pin enters the high-impedance state	LVCMOS25, 12 mA output drive, Fast slew rate	All	10.36	ns
Set/Reset Tim	es				-
T <sub>IOSRHZ</sub>	Time from asserting TFF's SR input to when the Output pin enters a high-impedance state	LVCMOS25, 12 mA output drive, Fast slew	All	1.86	ns
T <sub>IOSRON</sub> <sup>(2)</sup>	Time from asserting TFF's SR input at TFF to when the Output pin drives valid data	rate		3.82	ns

Notes:

1. The numbers in this table are tested using the methodology presented in Table 26 and are based on the operating conditions set forth in Table 8 and Table 11.

2. This time requires adjustment whenever a signal standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data Output. When this is true, *add* the appropriate Output adjustment from Table 25.

## **Output Timing Adjustments**

Table 25: Output Timing Adjustments for IOB

Convert Output Time from LVCMOS25 with 12mA Drive and Fast Slew Rate to the		Add the Adjustment Below	Unite	
Following Signal Standard (IOSTANDARD)			Speed Grade: -4	onits
Single-Ended Standards				
LVTTL	Slow	2 mA	5.58	ns
		4 mA	3.45	ns
		6 mA	3.45	ns
		8 mA	2.26	ns
		12 mA	1.66	ns
		16 mA	1.29	ns
		24 mA	2.97	ns
	Fast	2 mA	3.37	ns
		4 mA	2.27	ns
		6 mA	2.27	ns
		8 mA	0.63	ns
		12 mA	0.61	ns
		16 mA	0.59	ns
		24 mA	0.60	ns
	QuietIO	2 mA	27.67	ns
		4 mA	27.67	ns
		6 mA	27.67	ns
		8 mA	16.71	ns
		12 mA	16.67	ns
		16 mA	16.22	ns
		24 mA	12.11	ns
LVCMOS33	Slow	2 mA	5.58	ns
		4 mA	3.30	ns
		6 mA	3.30	ns
		8 mA	2.26	ns
		12 mA	1.29	ns
		16 mA	1.22	ns
		24 mA	2.79	ns
	Fast	2 mA	3.72	ns
		4 mA	2.05	ns
		6 mA	2.08	ns
		8 mA	0.53	ns
		12 mA	0.59	ns
		16 mA	0.59	ns
		24 mA	0.51	ns
	QuietIO	2 mA	27.67	ns
		4 mA	27.67	ns
		6 mA	27.67	ns
		8 mA	16.71	ns
		12 mA	16.29	ns
		16 mA	16.18	ns
		24 mA	12.11	ns

www.xilinx.com