imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





DS610 October 4, 2010

Product Specification

Module 1: Introduction and Ordering Information DS610 (v3.0) October 4, 2010

- Introduction
- Features
- Architectural Overview
- Configuration Overview
- General I/O Capabilities
- Supported Packages and Package Marking
- Ordering Information

Module 2: Functional Description DS610 (v3.0) October 4, 2010

The functionality of the Spartan®-3A DSP FPGA family is described in the following documents.

- UG331: Spartan-3 Generation FPGA User Guide
 - Clocking Resources
 - Digital Clock Managers (DCMs)
 - Block RAM
 - Configurable Logic Blocks (CLBs)
 - Distributed RAM
 - SRL16 Shift Registers
 - Carry and Arithmetic Logic
 - I/O Resources
 - Programmable Interconnect
 - ISE® Software Design Tools and IP Cores
 - Embedded Processing and Control Solutions
 - Pin Types and Package Overview
 - Package Drawings
 - Powering FPGAs
 - Power Management
- UG332: Spartan-3 Generation Configuration User Guide
 - Configuration Overview
 - Configuration Pins and Behavior
 - Bitstream Sizes
 - Detailed Descriptions by Mode
 - Master Serial Mode using Platform Flash PROM
 - Master SPI Mode using Commodity Serial Flash
 - Master BPI Mode using Commodity Parallel Flash
 - Slave Parallel (SelectMAP) using a Processor
 - Slave Serial using a Processor
 - JTAG Mode
 - ISE iMPACT Programming Examples
 - MultiBoot Reconfiguration
 - Design Authentication using Device DNA

- UG431: XtremeDSP™ DSP48A for Spartan-3A DSP FPGAs User Guide
 - DSP48A Slice Design Considerations
 - DSP48A Architecture Highlights
 - 18 x 18-Bit Multipliers
 - 48-Bit Accumulator
 - 18-bit Pre-Adder
 - DSP48A Application Examples

Module 3: DC and Switching Characteristics DS610 (v3.0) October 4, 2010

- DC Electrical Characteristics
 - Absolute Maximum Ratings
 - Supply Voltage Specifications
 - Recommended Operating Conditions
- Switching Characteristics
 - I/O Timing
 - Configurable Logic Block (CLB) Timing
 - Digital Clock Manager (DCM) Timing
 - Block RAM Timing
 - XtremeDSP Slice Timing
 - Configuration and JTAG Timing

Module 4: Pinout Descriptions DS610 (v3.0) October 4, 2010

- Pin Descriptions
- Package Overview
- Pinout Tables
- Footprint Diagrams

© Copyright 2007–2010 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. PCI and PCI-X are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.

DS610 (v3.0) October 4, 2010

Product Specification

Introduction

The Spartan®-3A DSP family of Field-Programmable Gate Arrays (FPGAs) solves the design challenges in most high-volume. cost-sensitive, high-performance DSP applications. The two-member family offers densities ranging from 1.8 to 3.4 million system gates, as shown in Table 1.

The Spartan-3A DSP family builds on the success of the Spartan-3A FPGA family by increasing the amount of memory per logic and adding XtremeDSP™ DSP48A slices. New features improve system performance and reduce the cost of configuration. These Spartan-3A DSP FPGA enhancements, combined with proven 90 nm process technology, deliver more functionality and bandwidth per dollar than ever before, setting the new standard in the programmable logic and DSP processing industry.

The Spartan-3A DSP FPGAs extend and enhance the Spartan-3A FPGA family. The XC3SD1800A and the XC3SD3400A devices are tailored for DSP applications and have additional block RAM and XtremeDSP DSP48A slices. The XtremeDSP DSP48A slices replace the 18x18 multipliers found in the Spartan-3A devices and are based on the DSP48 blocks found in the Virtex®-4 devices. The block RAMs are also enhanced to run faster by adding an output register. Both the block RAM and DSP48A slices in the Spartan-3A DSP devices run at 250 MHz in the lowest cost, standard -4 speed grade.

Because of their exceptional DSP price/performance ratio, Spartan-3A DSP FPGAs are ideally suited to a wide range of consumer electronics applications, such as broadband access, home networking, display/projection, and digital television.

The Spartan-3A DSP family is a superior alternative to mask programmed ASICs. FPGAs avoid the high initial cost, lengthy development cycles, and the inherent inflexibility of conventional ASICs. Also, FPGA programmability permits design upgrades in the field with no hardware replacement necessary, an impossibility with ASICs.

Features

- Very low cost, high-performance DSP solution for high-volume, cost-conscious applications
- 250 MHz XtremeDSP DSP48A Slices
 - Dedicated 18-bit by 18-bit multiplier
 - Available pipeline stages for enhanced performance of at least 250 MHz in the standard -4 speed grade
 - 48-bit accumulator for multiply-accumulate (MAC) operation Integrated adder for complex multiply or multiply-add
 - operation
 - Integrated 18-bit pre-adder
 - Optional cascaded Multiply or MAC

Table 1: Summary of Spartan-3A DSP FPGA Attributes

Hierarchical SelectRAM[™] memory architecture

Introduction and Ordering Information

Up to 2268 Kbits of fast block RAM with byte write enables for processor applications

Spartan-3A DSP FPGA Family:

- Up to 373 Kbits of efficient distributed RAM
- Registered outputs on the block RAM with operation of at least 280 MHz in the standard -4 speed grade
- Dual-range V_{CCAUX} supply simplifies 3.3V-only design
- Suspend, Hibernate modes reduce system power
- Low-power option reduces guiescent current
- Multi-voltage, multi-standard SelectIO[™] interface pins
- Up to 519 I/O pins or 227 differential signal pairs LVCMOS, LVTTL, HSTL, and SSTL single-ended I/O 3.3V, 2.5V, 1.8V, 1.5V, and 1.2V signaling
- Selectable output drive, up to 24 mA per pin
- GulETIO standard reduces I/O switching noise Full $3.3V \pm 10\%$ compatibility and hot swap compliance 622+ Mb/s data transfer rate per differential I/O
- LVDS, RSDS, mini-LVDS, HSTL/SSTL differential I/O with integrated differential termination resistors
- Enhanced Double Data Rate (DDR) support
- DDR/DDR2 SDRAM support up to 333 Mb/s Fully compliant 32-/64-bit, 33/66 MHz PCI support
- Abundant, flexible logic resources
 - Densities up to 53712 logic cells, including optional shift register
 - Efficient wide multiplexers, wide logic, fast carry logic
 - IEEE 1149.1/1532 JTAG programming/debug port
- Eight Digital Clock Managers (DCMs)
 - Clock skew elimination (delay locked loop)
 - Frequency synthesis, multiplication, división
 - High-resolution phase shifting
 - Wide frequency range (5 MHz to over 320 MHz)
- Eight low-skew global clock networks, eight additional clocks per half device, plus abundant low-skew routing
- Configuration interface to industry-standard PROMs
 - Low-cost, space-saving SPI serial Flash PROM
 - x8 or x8/x16 BPI parallel NOR Flash PROM
 - Low-cost Xilinx® Platform Flash with JTAG
 - Unique Device DNA identifier for design authentication
 - Load multiple bitstreams under FPGA control
 - Post-configuration CRC checking
- MicroBlaze[™] and PicoBlaze[™] embedded processor cores
- BGA and CSP packaging with Pb-free options
- Common footprints support easy density migration Automotive version available XA

			CLB A	CLB Array (One CLB = Four Slices)			Distributed	Block				Maximum
Device	System Gates	Equivalent Logic Cells		Columns	Total CLBs	Total Slices	RAM Bits ⁽¹⁾	RAM Bits ⁽¹⁾	DSP48As	DCMs	Maximum User I/O	Differential I/O Pairs
XC3SD1800A	1800K	37,440	88	48	4,160	16,640	260K	1512K	84	8	519	227
XC3SD3400A	3400K	53,712	104	58	5,968	23,872	373K	2268K	126	8	469	213
Notes:												

By convention, one Kb is equivalent to 1,024 bits. 1.

© Copyright 2007–2010 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. PCI and PCI-X are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.

Architectural Overview


The Spartan-3A DSP family architecture consists of five fundamental programmable functional elements:

- XtremeDSP™ DSP48A Slice provides an 18-bit x 18-bit multiplier, 18-bit pre-adder, 48-bit post-adder/accumulator, and cascade capabilities for various DSP applications.
- **Block RAM** provides data storage in the form of 18-Kbit dual-port blocks.
- **Configurable Logic Blocks (CLBs)** contain flexible Look-Up Tables (LUTs) that implement logic plus storage elements used as flip-flops or latches. CLBs perform a wide variety of logical functions as well as store data.
- Input/Output Blocks (IOBs) control the flow of data between the I/O pins and the internal logic of the device. IOBs support bidirectional data flow plus 3-state operation. Supports a variety of signal standards, including several high-performance differential standards. Double Data-Rate (DDR) registers are included.

• **Digital Clock Manager (DCM) Blocks** provide self-calibrating, fully digital solutions for distributing, delaying, multiplying, dividing, and phase-shifting clock signals.

These elements are organized as shown in Figure 1. A dual ring of staggered IOBs surrounds a regular array of CLBs. The XC3SD1800A has four columns of DSP48As, and the XC3SD3400A has five columns of DSP48As. Each DSP48A has an associated block RAM. The DCMs are positioned in the center with two at the top and two at the bottom of the device and in the two outer columns of the 4 or 5 columns of block RAM and DSP48As.

The Spartan-3A DSP family features a rich network of routing that interconnect all five functional elements, transmitting signals among them. Each functional element has an associated switch matrix that permits multiple connections to the routing.



Notes:

- 1. The XC3SD1800A and XC3SD3400A have two DCMs on both the left and right sides, as well as the two DCMs at the top and bottom of the devices. The two DCMs on the left and right of the chips are in the middle of the outer Block RAM/DSP48A columns of the 4 or 5 columns in the selected device, as shown in the diagram above.
- 2. A detailed diagram of the DSP48A can be found in UG431: XtremeDSP DSP48A for Spartan-3A DSP FPGAs User Guide.

Figure 1: Spartan-3A DSP Family Architecture

Configuration

Spartan-3A DSP FPGAs are programmed by loading configuration data into robust, reprogrammable, static CMOS configuration latches (CCLs) that collectively control all functional elements and routing resources. The FPGA's configuration data is stored externally in a PROM or some other non-volatile medium, either on or off the board. After applying power, the configuration data is written to the FPGA using any of seven different modes:

- Master Serial from a Xilinx <u>Platform Flash PROM</u>
- Serial Peripheral Interface (SPI) from an industry-standard SPI serial Flash
- Byte Peripheral Interface (BPI) Up from an industry-standard x8 or x8/x16 parallel NOR Flash
- Slave Serial, typically downloaded from a processor
- Slave Parallel, typically downloaded from a processor
- Boundary Scan (JTAG), typically downloaded from a processor or system tester

Furthermore, Spartan-3A DSP FPGAs support MultiBoot configuration, allowing two or more FPGA configuration bitstreams to be stored in a single SPI serial Flash or a BPI parallel NOR Flash. The FPGA application controls which configuration to load next and when to load it.

Additionally, each Spartan-3A DSP FPGA contains a unique, factory-programmed Device DNA identifier useful for tracking purposes, anti-cloning designs, or IP protection.

I/O Capabilities

The Spartan-3A DSP FPGA SelectIO interface supports many popular single-ended and differential standards. Table 2 shows the number of user I/Os as well as the number of differential I/O pairs available for each device/package combination. Some of the user I/Os are unidirectional input-only pins as indicated in Table 2.

Spartan-3A DSP FPGAs support the following single-ended standards:

- 3.3V low-voltage TTL (LVTTL)
- Low-voltage CMOS (LVCMOS) at 3.3V, 2.5V, 1.8V, 1.5V, or 1.2V
- 3.3V PCI at 33 MHz or 66 MHz
- HSTL I, II, and III at 1.5V and 1.8V, commonly used in memory applications
- SSTL I and II at 1.8V, 2.5V, and 3.3V, commonly used for memory applications
- Spartan-3A DSP FPGAs support the following differential standards:
- LVDS, mini-LVDS, RSDS, and PPDS I/O at 2.5V or 3.3V
- Bus LVDS I/O at 2.5V
- TMDS I/O at 3.3V
- Differential HSTL and SSTL I/O
- LVPECL inputs at 2.5V or 3.3V

Table 2: Available User I/Os and Differential (Diff) I/O Pairs

Device	CS4 CSG	-	FG676 FGG676		
	User	Diff	User	Diff	
XC3SD1800A	309 ⁽¹⁾	140	519	227	
	(60)	(78)	(110)	(131)	
XC3SD3400A	309	140	469	213	
	(60)	(78)	(60)	(117)	

Notes:

 The number shown in **bold** indicates the maximum number of I/O and input-only pins. The number shown in (*italics*) indicates the number of input-only pins. The differential (Diff) input-only pin count includes both differential pairs on input-only pins and differential pairs on I/O pins within I/O banks that are restricted to differential inputs.

Package Marking

Figure 2 shows the top marking for Spartan-3A DSP FPGAs. The "5C" and "4I" Speed Grade/Temperature Range part combinations may be dual marked as "5C/4I". Devices with the dual mark can be used as either -5C or -4I devices. Devices with a single mark are only guaranteed for the marked speed grade and temperature range.





Figure 2: Spartan-3A DSP FPGA Package Marking Example

Ordering Information

Spartan-3A DSP FPGAs are available in both standard and Pb-free packaging options for all device/package combinations. The Pb-free packages include a 'G' character in the ordering code.



Device Speed Grade		Package Type / Number of Pins			Power/Temperature Range (T _J)		
XC3SD1800A	-4	Standard Performance	CS484/ CSG484	484-ball Chip-Scale Ball Grid Array (CSBGA)	С	Commercial (0°C to 85°C)	
XC3SD3400A	-5	High Performance ⁽¹⁾	FG676/ FGG676	676-ball Fine-Pitch Ball Grid Array (FBGA)	I	Industrial (-40°C to 100°C)	
					LI	Low-power Industrial (–40°C to 100°C) ⁽²⁾	

Notes:

- 1. The -5 speed grade is exclusively available in the Commercial temperature range.
- 2. The low-power option (LI) is exclusively available in the CS(G)484 package and industrial temperature range.
- 3. See DS705, XA Spartan-3A DSP Automotive FPGA Family Data Sheet for the XA Automotive Spartan-3A DSP FPGAs.

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
04/02/07	1.0	Initial Xilinx release.
05/25/07	1.0.1	Minor edits.
06/18/07	1.2	Updated for Production release.
07/16/07	2.0	Added Low-power options.
06/02/08	2.1	Added reference to SCD 4103 for 750 Mbps performance. Add dual mark clarification to Package Marking. Updated links.
03/11/09	2.2	Simplified ordering information. Removed reference to SCD 4103.
10/04/10	3.0	Updated the Notice of Disclaimer section.

Notice of Disclaimer

THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT http://www.xilinx.com/warranty.htm. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS.

CRITICAL APPLICATIONS DISCLAIMER

XILINX PRODUCTS (INCLUDING HARDWARE, SOFTWARE AND/OR IP CORES) ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS IN LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, CLASS III MEDICAL DEVICES, NUCLEAR FACILITIES, APPLICATIONS RELATED TO THE DEPLOYMENT OF AIRBAGS, OR ANY OTHER APPLICATIONS THAT COULD LEAD TO DEATH, PERSONAL INJURY OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (INDIVIDUALLY AND COLLECTIVELY, "CRITICAL APPLICATIONS"). FURTHERMORE, XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN ANY APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE OR AIRCRAFT, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR. CUSTOMER AGREES, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE XILINX PRODUCTS, TO THOROUGHLY TEST THE SAME FOR SAFETY PURPOSES. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN CRITICAL APPLICATIONS.

AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.

Spartan-3A DSP FPGA Family: Functional Description

DS610 (v3.0) October 4, 2010

Product Specification

Spartan-3A DSP FPGA Design Documentation

The functionality of the Spartan®-3A DSP FPGA family is described in the following documents. The topics covered in each guide are listed.

- <u>DS706</u>: Extended Spartan-3A Family Overview
- <u>UG331</u>: Spartan-3 Generation FPGA User Guide
 - Clocking Resources
 - Digital Clock Managers (DCMs)
 - Block RAM
 - Configurable Logic Blocks (CLBs)
 - Distributed RAM
 - SRL16 Shift Registers
 - Carry and Arithmetic Logic
 - I/O Resources
 - Programmable Interconnect
 - ISE® Software Design Tools
 - IP Cores
 - Embedded Processing and Control Solutions
 - Pin Types and Package Overview
 - Package Drawings
 - Powering FPGAs
 - Power Management
- <u>UG332</u>: Spartan-3 Generation Configuration User Guide
 - Configuration Overview
 - Configuration Pins and Behavior
 - Bitstream Sizes
 - Detailed Descriptions by Mode
 - Master Serial Mode using Xilinx Platform Flash PROM
 - Master SPI Mode using Commodity SPI Serial Flash PROM
 - Master BPI Mode using Commodity Parallel NOR Flash PROM
 - Slave Parallel (SelectMAP) using a Processor
 - Slave Serial using a Processor
 - JTAG Mode
 - ISE iMPACT Programming Examples
 - MultiBoot Reconfiguration
 - Design Authentication using Device DNA

- UG431: XtremeDSP DSP48A for Spartan-3A DSP FPGAs User Guide
 - XtremeDSP DSP48A Slices
 - XtremeDSP DSP48A Pre-Adder

For specific hardware examples, please see the Spartan-3A DSP FPGA Starter Kit board web pages.

- XtremeDSP Starter Platform—Spartan-3A DSP
 1800A Edition
 http://www.xilinx.com/products/devkits/HW-SD1800A-DSP-SB-UNI-G.htm
- XtremeDSP Starter Kit—Spartan-3A DSP 1800A Edition http://www.xilinx.com/products/devkits /DO-SD1800A-DSP-SK-UNI-G.htm
- XtremeDSP Video Starter Kit—Spartan-3A DSP Edition
 http://www.xilinx.com/products/devkits/DO-S3ADSP-VIDEO-SK-UNI-G.htm
- Embedded Development HW/SW Kit—Spartan-3A DSP S3D1800A MicroBlaze Processor Edition http://www.xilinx.com/products/devkits/DO-SD1800A-EDK-DK-UNI-G.htm

Create a Xilinx user account and sign up to receive automatic e-mail notification whenever this data sheet or the associated user guides are updated.

Sign Up for Alerts on Xilinx.com
 https://secure.xilinx.com/webreg/register.do?group=my
 profile&languageID=1

© Copyright 2007–2010 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. PCI and PCI-X are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
04/02/07	1.0	Initial Xilinx release.
05/25/07	1.0.1	Minor edits.
06/18/07	1.2	Updated for Production release.
07/16/07	2.0	Added Low-power options; no changes to this module.
06/02/08	2.1	Updated links.
03/11/09	2.2	Added link to DS706 on Extended Spartan-3A family.
10/04/10	3.0	Updated link to sign up for Alerts and updated Notice of Disclaimer.

Notice of Disclaimer

THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT http://www.xilinx.com/warranty.htm. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS.

CRITICAL APPLICATIONS DISCLAIMER

XILINX PRODUCTS (INCLUDING HARDWARE, SOFTWARE AND/OR IP CORES) ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS IN LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, CLASS III MEDICAL DEVICES, NUCLEAR FACILITIES, APPLICATIONS RELATED TO THE DEPLOYMENT OF AIRBAGS, OR ANY OTHER APPLICATIONS THAT COULD LEAD TO DEATH, PERSONAL INJURY OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (INDIVIDUALLY AND COLLECTIVELY, "CRITICAL APPLICATIONS"). FURTHERMORE, XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN ANY APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE OR AIRCRAFT, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR. CUSTOMER AGREES, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE XILINX PRODUCTS, TO THOROUGHLY TEST THE SAME FOR SAFETY PURPOSES. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN CRITICAL APPLICATIONS.

AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.



Spartan-3A DSP FPGA Family: DC and Switching Characteristics

DS610 (v3.0) October 4, 2010

Product Specification

DC Electrical Characteristics

In this section, specifications may be designated as Advance, Preliminary, or Production. These terms are defined as follows:

Advance: Initial estimates are based on simulation, early characterization, and/or extrapolation from the characteristics of other families. Values are subject to change. Use as estimates, not for production.

Preliminary: Based on characterization. Further changes are not expected.

Production: These specifications are approved once the silicon has been characterized over numerous production lots. Parameter values are considered stable with no future changes expected.

All parameter limits are representative of worst-case supply voltage and junction temperature conditions. **Unless** otherwise noted, the published parameter values apply to all Spartan®-3A DSP devices. AC and DC characteristics are specified using the same numbers for both commercial and industrial grades.

Absolute Maximum Ratings

Stresses beyond those listed under Table 3: Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions is not implied. Exposure to absolute maximum conditions for extended periods of time adversely affects device reliability.

Symbol	Description	Conditions	Min	Max	Units
V _{CCINT}	Internal supply voltage		-0.5	1.32	V
V _{CCAUX}	Auxiliary supply voltage		-0.5	3.75	V
V _{CCO}	Output driver supply voltage		-0.5	3.75	V
V _{REF}	Input reference voltage		-0.5	V _{CCO} +0.5	V
V _{IN}	Voltage applied to all User I/O pins and Dual-Purpose pins	Driver in a high-impedance state	-0.95	4.6	V
	Voltage applied to all Dedicated pins		-0.5	4.6	V
I _{IK}	Input clamp current per I/O pin	$-0.5V < V_{IN} < (V_{CCO} + 0.5V)$ ⁽¹⁾	-	±100	mA
V _{ESD}	Electrostatic Discharge Voltage	Human body model	-	±2000	V
		Charged device model	-	±500	V
		Machine model	_	±200	V
ТJ	Junction temperature		-	125	°C
T _{STG}	Storage temperature		-65	150	°C

Table 3: Absolute Maximum Ratings

Notes:

1. Upper clamp applies only when using PCI IOSTANDARDs.

2. For soldering guidelines, see <u>UG112</u>: *Device Packaging and Thermal Characteristics* and <u>XAPP427</u>: *Implementation and Solder Reflow Guidelines for Pb-Free Packages*.

© Copyright 2007–2010 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. PCI and PCI-X are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.

Power Supply Specifications

Symbol	Description	Min	Max	Units
V _{CCINTT}	Threshold for the V _{CCINT} supply	0.4	1.0	V
V _{CCAUXT}	Threshold for the V _{CCAUX} supply	1.0	2.0	V
V _{CCO2T}	Threshold for the V_{CCO} Bank 2 supply	1.0	2.0	V

Notes:

 V_{CCINT}, V_{CCAUX}, and V_{CCO} supplies to the FPGA can be applied in any order. However, the FPGA configuration source (Platform Flash, SPI Flash, parallel NOR Flash, microcontroller) might have specific requirements. Check the data sheet for the attached configuration source. Apply V_{CCINT} last for lowest overall power consumption (see the UG331 chapter titled "Powering Spartan-3 Generation FPGAs" for more information).

2. To ensure successful power-on, V_{CCINT}, V_{CCO} Bank 2, and V_{CCAUX} supplies must rise through their respective threshold-voltage ranges with no dips at any point.

Symbol	Description	Min	Мах	Units
V _{CCINTR}	Ramp rate from GND to valid V _{CCINT} supply level	0.2	100	ms
V _{CCAUXR}	Ramp rate from GND to valid V_{CCAUX} supply level	0.2	100	ms
V _{CCO2R}	Ramp rate from GND to valid V_{CCO} Bank 2 supply level	0.2	100	ms

Notes:

 V_{CCINT}, V_{CCAUX}, and V_{CCO} supplies to the FPGA can be applied in any order. However, the FPGA configuration source (Platform Flash, SPI Flash, parallel NOR Flash, microcontroller) might have specific requirements. Check the data sheet for the attached configuration source. Apply V_{CCINT} last for lowest overall power consumption (see the <u>UG331</u> chapter titled "Powering Spartan-3 Generation FPGAs" for more information).

2. To ensure successful power-on, V_{CCINT}, V_{CCO} Bank 2, and V_{CCAUX} supplies must rise through their respective threshold-voltage ranges with no dips at any point.

Table 6: Supply Voltage Levels Necessary for Preserving CMOS Configuration Latch (CCL) Contents and RAM Data

Symbol	Description	Min	Units
V _{DRINT}	V_{CCINT} level required to retain CMOS Configuration Latch (CCL) and RAM data	1.0	V
V _{DRAUX}	$V_{\mbox{CCAUX}}$ level required to retain CMOS Configuration Latch (CCL) and RAM data	2.0	V

General Recommended Operating Conditions

Table 7: General Recommended Operating Conditions

Symbol	[Description					Units
T _J	Junction temperature	Commercial Industrial		0	-	85	°C
				-40	-	100	°C
V _{CCINT}	Internal supply voltage			1.14	1.20	1.26	V
V _{CCO} ⁽¹⁾	Output driver supply voltag	e	1.10	-	3.60	V	
V _{CCAUX}	Auxiliary supply voltage ⁽²⁾	V _{CCAUX} = 2.5 V _{CCAUX} = 3.3		2.25	2.50	2.75	V
				3.00	3.30	3.60	V
V _{IN} ⁽³⁾	Input voltage	PCI™ IOSTANDARI	C	-0.5	_	V _{CCO} +0.5	V
		All other	IP or IO_#	-0.5	-	4.10	V
		IOSTANDARDs	IO_Lxxy_# ⁽⁴⁾	-0.5	_	4.10	V
T _{IN}	Input signal transition time	(5)		-	-	500	ns

Notes:

1. This V_{CCO} range spans the lowest and highest operating voltages for all supported I/O standards. Table 10 lists the recommended V_{CCO} range specific to each of the single-ended I/O standards, and Table 12 lists that specific to the differential standards.

2. Define V_{CCAUX} selection using CONFIG VCCAUX constraint.

3. See XAPP459, Eliminating I/O Coupling Effects when Interfacing Large-Swing Single-Ended Signals to User I/O Pins on Spartan-3 Families.

4. For single-ended signals that are placed on a differential-capable I/O, V_{IN} of –0.2V to –0.5V is supported but can cause increased leakage between the two pins. See *Parasitic Leakage* in <u>UG331</u>, *Spartan-3 Generation FPGA User Guide*.

5. Measured between 10% and 90% V_{CCO}. Follow Signal Integrity recommendations.

General DC Characteristics for I/O Pins

Table 8: General DC Characteristics of User I/O, Dual-Purpose, and Dedicated Pins (1)

Symbol	Description	Test Conditions			Тур	Max	Units
۱ _L (2)	Leakage current at User I/O, Input-only, Dual-Purpose, and Dedicated pins, FPGA powered	Driver is in a high-impeda $V_{IN} = 0V$ or V_{CCO} max, sa		-10	_	+10	μA
I _{HS}	Leakage current on pins during hot socketing, FPGA unpowered	All pins except INIT_B, Pl when PUDC_B = 1.	ROG_B, DONE, and JTAG pins	-10	-	+10	μA
		INIT_B, PROG_B, DONE when PUDC_B = 0.	, and JTAG pins or other pins	Ade	d I _{HS} + I	RPU	μA
I _{RPU} (3)	Current through pull-up resistor	V _{IN} = GND	V_{CCO} or $V_{CCAUX} = 3.0V$ to 3.6V	-151	-315	-710	μA
	at User I/O, Dual-Purpose, Input-only, and Dedicated pins.		V_{CCO} or $V_{CCAUX} = 2.3V$ to 2.7V	-82	-182	-437	μA
	Dedicated pins are powered by		V _{CCO} = 1.7V to 1.9V	-36	-88	-226	μA
	V _{CCAUX} .		V _{CCO} = 1.4V to 1.6V	-22	-56	-148	μA
			V _{CCO} = 1.14V to 1.26V	-11	-31	-83	μA
R _{PU} ⁽³⁾	Equivalent pull-up resistor value	V _{IN} = GND	V _{CCO} = 3.0V to 3.6V	5.1	11.4	23.9	kΩ
	at User I/O, Dual-Purpose, Input-only, and Dedicated pins		V _{CCO} = 2.3V to 2.7V	6.2	14.8	33.1	kΩ
	(based on I _{RPU} per Note 2)		V _{CCO} = 1.7V to 1.9V	8.4	21.6	52.6	kΩ
			V _{CCO} = 1.4V to 1.6V	10.8	28.4	74.0	kΩ
			V _{CCO} = 1.14V to 1.26V	15.3	41.1	119.4	kΩ
I _{RPD} ⁽³⁾	Current through pull-down	$V_{IN} = V_{CCO}$	V _{CCAUX} = 3.0V to 3.6V	167	346	659	μA
	resistor at User I/O, Dual-Purpose, Input-only, and Dedicated pins		V _{CCAUX} = 2.25V to 2.75V	100	225	457	μA
R _{PD} ⁽³⁾	quivalent pull-down resistor V _{CCAUX} = 3.0V to 3.6V		V _{IN} = 3.0V to 3.6V	5.5	10.4	20.8	kΩ
	value at User I/O, Dual-Purpose, Input-only, and Dedicated pins		V _{IN} = 2.3V to 2.7V	4.1	7.8	15.7	kΩ
	(based on I _{RPD} per Note 2)		V _{IN} = 1.7V to 1.9V	3.0	5.7	11.1	kΩ
			V _{IN} = 1.4V to 1.6V	2.7	5.1	9.6	kΩ
			V _{IN} = 1.14V to 1.26V	2.4	4.5	8.1	kΩ
		V _{CCAUX} = 2.25V to 2.75V	V _{IN} = 3.0V to 3.6V	7.9	16.0	35.0	kΩ
			V _{IN} = 2.3V to 2.7V	5.9	12.0	26.3	kΩ
			V _{IN} = 1.7V to 1.9V	4.2	8.5	18.6	kΩ
			V _{IN} = 1.4V to 1.6V	3.6	7.2	15.7	kΩ
			V _{IN} = 1.14V to 1.26V	3.0	6.0	12.5	kΩ
I _{REF}	V _{REF} current per pin	All V _{CCO} levels		-10	-	+10	μA
C _{IN}	Input capacitance		-	-	_	10	pF
R _{DT}	Resistance of optional differential termination circuit	$V_{CCO} = 3.3V \pm 10\%$	LVDS_33, MINI_LVDS_33, RSDS_33	90	100	115	Ω
	within a differential I/O pair. Not available on Input-only pairs.	$V_{CCO} = 2.5V \pm 10\%$	LVDS_25, MINI_LVDS_25, RSDS_25	90	110	_	Ω

Notes:

1. The numbers in this table are based on the conditions set forth in Table 7.

For single-ended signals that are placed on a differential-capable I/O, V_{IN} of –0.2V to –0.5V is supported but can cause increased leakage between the two pins. See *Parasitic Leakage* in <u>UG331</u>, *Spartan-3 Generation FPGA User Guide*.

3. This parameter is based on characterization. The pull-up resistance $R_{PU} = V_{CCO}/I_{RPU}$. The pull-down resistance $R_{PD} = V_{IN} / I_{RPD}$.

Quiescent Current Requirements

Table 9: Quiescent Supply	y Current Characteristics ⁽¹⁾
---------------------------	--

Symbol	Description	Device	Power	Typical ⁽²⁾	Commercial Maximum ⁽²⁾	Industrial Maximum ⁽²⁾	Units
I _{CCINTQ}	Quiescent V _{CCINT} supply current	XC3SD1800A	C,I	41	390	500	mA
			LI	36	-	175	mA
		XC3SD3400A	C,I	64	550	725	mA
			LI	55	-	300	mA
Iccoq	I _{CCOQ} Quiescent V _{CCO} supply current	XC3SD1800A	C,I	0.4	4	5	mA
			LI	0.2	-	5	mA
		XC3SD3400A	C,I	0.4	4	5	mA
			LI	0.2	-	5	mA
I _{CCAUXQ}	Quiescent V _{CCAUX} supply current	XC3SD1800A	C,I	25	90	110	mA
			LI	24	-	72	mA
		XC3SD3400A	C,I	39	130	160	mA
			LI	38	-	105	mA

Notes:

- 1. The numbers in this table are based on the conditions set forth in Table 7.
- 2. Quiescent supply current is measured with all I/O drivers in a high-impedance state and with all pull-up/pull-down resistors at the I/O pads disabled. Typical values are characterized using typical devices at room temperature (T_J of 25°C at V_{CCINT} = 1.2V, V_{CCO} = 3.3V, and V_{CCAUX} = 2.5V). The maximum limits are tested for each device at the respective maximum specified junction temperature and at maximum voltage limits with V_{CCINT} = 1.26V, V_{CCO} = 3.6V, and V_{CCAUX} = 3.6V. The FPGA is programmed with a "blank" configuration data file (that is, a design with no functional elements instantiated). For conditions other than those described above (for example, a design including functional elements), measured quiescent current levels will be different than the values in the table.
- 3. For more accurate estimates for a specific design, use the Xilinx XPower tools. There are two recommended ways to estimate the total power consumption (quiescent plus dynamic) for a specific design: a) The <u>Spartan-3A DSP FPGA XPower Estimator</u> provides quick, approximate, typical estimates, and does not require a netlist of the design. b) XPower Analyzer uses a netlist as input to provide maximum estimates as well as more accurate typical estimates.
- 4. The maximum numbers in this table indicate the minimum current each power rail requires in order for the FPGA to power-on successfully.
- 5. For information on the power-saving Suspend mode, see XAPP480: Using Suspend Mode in Spartan-3 Generation FPGAs. Suspend mode typically saves 40% total power consumption compared to quiescent current.

Single-Ended I/O Standards

Table 10: Recommended Operating Conditions for User I/Os Using Single-Ended Standards

IOSTANDARD	Vc	_{CO} for Drive	rs ⁽²⁾		V _{REF}		V _{IL}	V _{IH} ⁽³⁾
Attribute	Min (V)	Nom (V)	Max (V)	Min (V)	Min (V) Nom (V) Max (V)			Min (V)
LVTTL	3.0	3.3	3.6				0.8	2.0
LVCMOS33 ⁽⁴⁾	3.0	3.3	3.6				0.8	2.0
LVCMOS25 ^(4,5)	2.3	2.5	2.7				0.7	1.7
LVCMOS18	1.65	1.8	1.95	V _B	_{EF} is not used	l for	0.4	0.8
LVCMOS15	1.4	1.5	1.6		ese I/O standa	0.4	0.8	
LVCMOS12	1.1	1.2	1.3			0.4	0.7	
PCI33_3 ⁽⁶⁾	3.0	3.3	3.6				0.3 • V _{CCO}	0.5 • V _{CCO}
PCI66_3 ⁽⁶⁾	3.0	3.3	3.6				0.3 • V _{CCO}	0.5 • V _{CCO}
HSTL_I	1.4	1.5	1.6	0.68	0.75	0.9	V _{REF} – 0.1	V _{REF} + 0.1
HSTL_III	1.4	1.5	1.6	-	0.9	-	V _{REF} – 0.1	V _{REF} + 0.1
HSTL_I_18	1.7	1.8	1.9	0.8	0.9	1.1	V _{REF} – 0.1	V _{REF} + 0.1
HSTL_II_18	1.7	1.8	1.9	-	0.9	-	V _{REF} – 0.1	V _{REF} + 0.1
HSTL_III_18	1.7	1.8	1.9	-	1.1	-	V _{REF} – 0.1	V _{REF} + 0.1
SSTL18_I	1.7	1.8	1.9	0.833	0.900	0.969	V _{REF} – 0.125	V _{REF} + 0.125
SSTL18_II	1.7	1.8	1.9	0.833	0.900	0.969	V _{REF} – 0.125	V _{REF} + 0.125
SSTL2_I	2.3	2.5	2.7	1.13	1.25	1.38	V _{REF} – 0.150	V _{REF} + 0.150
SSTL2_II	2.3	2.5	2.7	1.13	1.25	1.38	V _{REF} – 0.150	V _{REF} + 0.150
SSTL3_I	3.0	3.3	3.6	1.3	1.5	1.7	V _{REF} – 0.2	V _{REF} + 0.2
SSTL3_II	3.0	3.3	3.6	1.3	1.5	1.7	V _{REF} – 0.2	V _{REF} + 0.2

Notes:

Descriptions of the symbols used in this table are as follows: 1.

 $V_{CCO} \label{eq:V_CCO} \label{eq:V_CCO} \label{eq:V_CCO} the supply voltage for output drivers \\ V_{REF} \label{eq:V_REF} \label{eq:V_REF} \label{eq:V_REF} the reference voltage for setting the input switching threshold \\ V_{IL} \label{eq:V_REF} \label{eq:V$

- In general, the V_{CCO} rails supply only output drivers, not input circuits. The exceptions are for LVCMOS25 inputs when V_{CCAUX} = 3.3V range 2. and for PCI I/O standards.
- For device operation, the maximum signal voltage (V_{IH} max) can be as high as V_{IN} max. See Table 7. З.
- 4. There is approximately 100 mV of hysteresis on inputs using LVCMOS33 and LVCMOS25 I/O standards.
- All Dedicated pins (PROG_B, DONE, SUSPEND, TCK, TDI, TDO, and TMS) draw power from the V_{CCAUX} rail and use the LVCMOS25 or 5. LVCMOS33 standard depending on V_{CCAUX} . The Dual-Purpose configuration pins use the LVCMOS standard before the User mode. When using these pins as part of a standard 2.5V configuration interface, apply 2.5V to the V_{CCO} lines of Banks 0, 1, and 2 at power-on as well as throughout configuration.
- For information on PCI IP solutions, see www.xilinx.com/pci. The PCI IOSTANDARD is not supported on input-only pins. The PCIX 6. IOSTANDARD is available and has equivalent characteristics but no PCI-X IP is supported.

Table 11: DC Characteristics of User I/Os UsingSingle-Ended Standards

IOSTANDARD Attribute		Te Cond	est itions	Logic Charac	: Level teristics
		l _{OL} (mA)	I _{OH} (mA)	V _{OL} Max (V)	V _{OH} Min (V)
LVTTL ⁽³⁾	2	2	-2	0.4	2.4
	4	4	-4		
	6	6	-6		
	8	8	-8		
	12	12	-12		
	16	16	-16		
	24	24	-24		
LVCMOS33 ⁽³⁾	2	2	-2	0.4	V _{CCO} - 0.4
	4	4	-4		
	6	6	-6		
	8	8	-8		
	12	12	-12		
	16	16	-16		
	24 <mark>(5)</mark>	24	-24		
LVCMOS25(3)	2	2	-2	0.4	V _{CCO} – 0.4
	4	4	-4		
	6	6	-6		
	8	8	-8		
	12	12	-12		
	16 <mark>(5)</mark>	16	-16		
	24 <mark>(5)</mark>	24	-24		
LVCMOS18(3)	2	2	-2	0.4	V _{CCO} – 0.4
	4	4	-4		
	6	6	-6		
	8	8	-8		
	12 <mark>(5)</mark>	12	-12		
	16 <mark>(5)</mark>	16	-16		
LVCMOS15(3)	2	2	-2	0.4	V _{CCO} – 0.4
	4	4	-4		
	6	6	-6		
	8 ⁽⁵⁾	8	-8		
	12 <mark>(5)</mark>	12	-12		
LVCMOS12(3)	2	2	-2	0.4	V _{CCO} – 0.4
	4 ⁽⁵⁾	4	-4		
	6 ⁽⁵⁾	6	-6		

Table 11: DC Characteristics of User I/Os Using Single-Ended Standards (Cont'd)

IOSTANDARD		est itions	Logic Level Characteristics		
Attribute	I _{OL} (mA)	I _{OH} (mA)	V _{OL} Max (V)	V _{OH} Min (V)	
PCI33_3 ⁽⁴⁾	1.5	-0.5	10% V _{CCO}	90% V _{CCO}	
PCI66_3 ⁽⁴⁾	1.5	-0.5	10% V _{CCO}	90% V _{CCO}	
HSTL_I ⁽⁵⁾	8	-8	0.4	$V_{CCO} - 0.4$	
HSTL_III ⁽⁵⁾	24	-8	0.4	$V_{CCO} - 0.4$	
HSTL_I_18	8	-8	0.4	$V_{CCO} - 0.4$	
HSTL_II_18 ⁽⁵⁾	16	-16	0.4	$V_{CCO} - 0.4$	
HSTL_III_18	24	-8	0.4	$V_{CCO} - 0.4$	
SSTL18_I	6.7	-6.7	V _{TT} – 0.475	V _{TT} + 0.475	
SSTL18_II ⁽⁵⁾	13.4	-13.4	V _{TT} – 0.603	V _{TT} + 0.603	
SSTL2_I	8.1	-8.1	V _{TT} – 0.61	V _{TT} + 0.61	
SSTL2_II ⁽⁵⁾	16.2	-16.2	V _{TT} – 0.81	V _{TT} + 0.81	
SSTL3_I	8	-8	V _{TT} – 0.6	V _{TT} + 0.6	
SSTL3_II ⁽⁵⁾	16	-16	V _{TT} – 0.8	V _{TT} + 0.8	

Notes:

1. The numbers in this table are based on the conditions set forth in Table 7 and Table 10.

- 2. Descriptions of the symbols used in this table are as follows: I_{OL} —the output current condition under which VOL is tested I_{OH} —the output current condition under which VOH is tested V_{OL} —the output voltage that indicates a Low logic level V_{OH} —the output voltage that indicates a High logic level V_{CCO} —the supply voltage for output drivers V_{TT} —the voltage applied to a resistor termination
- 3. For the LVCMOS and LVTTL standards: the same V_{OL} and V_{OH} limits apply for the Fast, Slow, and QUIETIO slew attributes.
- Tested according to the relevant PCI specifications. For information on PCI IP solutions, see <u>www.xilinx.com/products/</u> <u>design_resources/conn_central/protocols/pci_pcix.htm</u>. The PCIX IOSTANDARD is available and has equivalent characteristics but no PCI-X IP is supported.
- These higher-drive output standards are supported only on FPGA banks 1 and 3. Inputs are unrestricted. See the Using I/O Resources chapter in UG331.

Differential I/O Standards

Differential Input Pairs




Table 12: Recommended Operating Conditions for User I/Os Using Differential Signal Standards

IOSTANDARD Attribute	V _{CCO} for Drivers ⁽¹⁾			V _{ID}			V _{ICM} ⁽²⁾		
	Min (V)	Nom (V)	Max (V)	Min (mV)	Nom (mV)	Max (mV)	Min (V)	Nom (V)	Max (V)
LVDS_25 ⁽³⁾	2.25	2.5	2.75	100	350	600	0.3	1.25	2.35
LVDS_33 ⁽³⁾	3.0	3.3	3.6	100	350	600	0.3	1.25	2.35
BLVDS_25 ⁽⁴⁾	2.25	2.5	2.75	100	300	_	0.3	1.3	2.35
MINI_LVDS_25 ⁽³⁾	2.25	2.5	2.75	200	-	600	0.3	1.2	1.95
MINI_LVDS_33 ⁽³⁾	3.0	3.3	3.6	200	-	600	0.3	1.2	1.95
LVPECL_25 ⁽⁵⁾		Inputs Only		100	800	1000	0.3	1.2	1.95
LVPECL_33 ⁽⁵⁾		Inputs Only		100	800	1000	0.3	1.2	2.8 ⁽⁶⁾
RSDS_25 ⁽³⁾	2.25	2.5	2.75	100	200	_	0.3	1.2	1.5
RSDS_33 ⁽³⁾	3.0	3.3	3.6	100	200	_	0.3	1.2	1.5
TMDS_33 ^(3,4,7)	3.14	3.3	3.47	150	-	1200	2.7	-	3.23
PPDS_25 ⁽³⁾	2.25	2.5	2.75	100	_	400	0.2	-	2.3
PPDS_33 ⁽³⁾	3.0	3.3	3.6	100	_	400	0.2	-	2.3
DIFF_HSTL_I_18	1.7	1.8	1.9	100	_	-	0.8	-	1.1
DIFF_HSTL_II_18 ⁽⁸⁾	1.7	1.8	1.9	100	-	-	0.8	-	1.1
DIFF_HSTL_III_18	1.7	1.8	1.9	100	-	-	0.8	-	1.1
DIFF_HSTL_I	1.4	1.5	1.6	100	_	-	0.68	-	0.9
DIFF_HSTL_III	1.4	1.5	1.6	100	_	-	-	0.9	-
DIFF_SSTL18_I	1.7	1.8	1.9	100	-	-	0.7	-	1.1
DIFF_SSTL18_II ⁽⁸⁾	1.7	1.8	1.9	100	-	-	0.7	-	1.1
DIFF_SSTL2_I	2.3	2.5	2.7	100	-	-	1.0	-	1.5
DIFF_SSTL2_II ⁽⁸⁾	2.3	2.5	2.7	100	-	_	1.0	-	1.5
DIFF_SSTL3_I	3.0	3.3	3.6	100	-	-	1.1	-	1.9
DIFF_SSTL3_II	3.0	3.3	3.6	100	_	_	1.1	_	1.9

Notes:

1. The V_{CCO} rails supply only differential output drivers, not input circuits.

2.

V_{ICM} must be less than V_{CCAUX}. These true differential output standards are supported only on FPGA banks 0 and 2. Inputs are unrestricted. See the chapter "Using I/O Resources" in UG331. 3.

4. See "External Termination Requirements for Differential I/O."

LVPECL is supported on inputs only, not outputs. LVPECL_33 requires V_{CCAUX} = $3.3V \pm 10\%$. 5.

6.

7.

 $\begin{array}{l} \label{eq:linear_linea$ 8.

All standards except for LVPECL and TMDS can have VCCAUX at either 2.5V or 3.3V. Define your VCCAUX level using the CONFIG VCCAUX constraint. 9.

Differential Output Pairs




Table 13: DC Characteristics of User I/Os Using Differential Signal Standards

IOSTANDARD Attribute		V _{OD}			V _{OCM}		V _{OH}	V _{OL}
	Min (mV)	Typ (mV)	Max (mV)	Min (V)	Typ (V)	Max (V)	Min (V)	Max (V)
LVDS_25	247	350	454	1.125	-	1.375	-	-
LVDS_33	247	350	454	1.125	_	1.375	-	-
BLVDS_25	240	350	460	-	1.30	_	_	_
MINI_LVDS_25	300	-	600	1.0	_	1.4	-	-
MINI_LVDS_33	300	-	600	1.0	_	1.4	-	-
RSDS_25	100	-	400	1.0	_	1.4	-	-
RSDS_33	100	-	400	1.0	_	1.4	-	-
TMDS_33	400	_	800	V _{CCO} - 0.405	_	V _{CCO} – 0.190	_	_
PPDS_25	100	_	400	0.5	0.8	1.4	_	_
PPDS_33	100	_	400	0.5	0.8	1.4	-	_
DIFF_HSTL_I_18	-	-	-	-	_	-	V _{CCO} -0.4	0.4
DIFF_HSTL_II_18	-	-	-	-	_	-	$V_{CCO} - 0.4$	0.4
DIFF_HSTL_III_18	_	_	_	-	_	_	V _{CCO} -0.4	0.4
DIFF_HSTL_I	-	-	-	-	_	-	$V_{CCO} - 0.4$	0.4
DIFF_HSTL_III	-	-	-	-	_	-	$V_{CCO} - 0.4$	0.4
DIFF_SSTL18_I	-	-	-	-	_	-	V _{TT} + 0.475	V _{TT} – 0.475
DIFF_SSTL18_II	-	-	-	-	_	-	V _{TT} + 0.603	V _{TT} – 0.603
DIFF_SSTL2_I	_	_	_	-	_	_	V _{TT} + 0.61	V _{TT} – 0.61
DIFF_SSTL2_II	-	_	_	-	_	-	V _{TT} + 0.81	V _{TT} – 0.81
DIFF_SSTL3_I	-	-	-	-	_	-	V _{TT} + 0.6	V _{TT} - 0.6
DIFF_SSTL3_II	-	-	-	-	-	-	V _{TT} + 0.8	V _{TT} - 0.8

Notes:

1. The numbers in this table are based on the conditions set forth in Table 7 and Table 12.

2. See "External Termination Requirements for Differential I/O."

3. Output voltage measurements for all differential standards are made with a termination resistor (R_T) of 100Ω across the N and P pins of the differential signal pair.

4. At any given time, no more than two of the following differential output standards can be assigned to an I/O bank: LVDS_25, RSDS_25, MINI_LVDS_25, PPDS_25 when $V_{CCO}=2.5V$, or LVDS_33, RSDS_33, MINI_LVDS_33, TMDS_33, PPDS_33 when $V_{CCO}=3.3V$

External Termination Requirements for Differential I/O

LVDS, RSDS, MINI_LVDS, and PPDS I/O Standards




Figure 5: External Input Termination for LVDS, RSDS, MINI_LVDS, and PPDS I/O Standards

BLVDS_25 I/O Standard





Figure 6: External Output and Input Termination Resistors for BLVDS_25 I/O Standard

TMDS_33 I/O Standard





Device DNA Read Endurance

Table 14: Device DNA Identifier Memory Characteristics

Symbol	Description	Minimum	Units
DNA_CYCLES	Number of READ operations or JTAG ISC_DNA read operations. Unaffected by HOLD or SHIFT operations.	30,000,000	Read cycles

Switching Characteristics

All Spartan-3A DSP FPGAs ship in two speed grades: -4 and the higher performance -5. Switching characteristics in this document are designated as Advance, Preliminary, or Production, as shown in Table 15. Each category is defined as follows:

Advance: These specifications are based on simulations only and are typically available soon after establishing FPGA specifications. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary: These specifications are based on complete early silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting preliminary delays is greatly reduced compared to Advance data.

Production: These specifications are approved once enough production silicon of a particular device family member has been characterized to provide full correlation between speed files and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

Software Version Requirements

Production-quality systems must use FPGA designs compiled using a speed file designated as PRODUCTION status. FPGAs designs using a less mature speed file designation should only be used during system prototyping or pre-production qualification. FPGA designs with speed files designated as Preview, Advance, or Preliminary should not be used in a production-quality system.

Whenever a speed file designation changes, as a device matures toward Production status, rerun the latest Xilinx® ISE® software on the FPGA design to ensure that the FPGA design incorporates the latest timing information and software updates.

Production designs will require updating the Xilinx ISE development software with a future version and/or Service Pack.

All parameter limits are representative of worst-case supply voltage and junction temperature conditions. **Unless** otherwise noted, the published parameter values apply to all Spartan-3A DSP devices. AC and DC characteristics are specified using the same numbers for both commercial and industrial grades. Create a Xilinx user account and sign up to receive automatic e-mail notification whenever this data sheet or the associated user guides are updated.

Sign Up for Alerts on Xilinx.com

http://www.xilinx.com/support/answers/18683.htm

Timing parameters and their representative values are selected for inclusion below either because they are important as general design requirements or they indicate fundamental device performance characteristics. The Spartan-3A DSP FPGA speed files (v1.32), part of the Xilinx Development Software, are the original source for many but not all of the values. The speed grade designations for these files are shown in Table 15. For more complete, more precise, and worst-case data, use the values reported by the Xilinx static timing analyzer (TRACE in the Xilinx development software) and back-annotated to the simulation netlist.

Table 15: Spartan-3A DSP v1.32 Speed GradeDesignations

Device	Advance	Preliminary	Production
XC3SD1800A			-4, -5
XC3SD3400A			-4, -5

Table 16 provides the recent history of the Spartan-3A DSPFPGA speed files.

Table 16: Spartan-3A DSP Speed File Version History

Version	ISE Release	Description
1.32	ISE 10.1.02	Updated DSP timing model to reflect higher performance for some implementations
1.31	ISE 10.1	Added Automotive support
1.30	ISE 9.2.03i	Added absolute minimum values
1.29	ISE 9.2.01i	Production Speed Files for -4 and -5 speed grades
1.28	ISE 9.2i	Minor updates
1.27	ISE 9.1.03i	Advance Speed Files for -4 speed grade

I/O Timing

Pin-to-Pin Clock-to-Output Times

Table 17: Pin-to-Pin Clock-to-Output Times for the IOB Output Path

				Speed Grade			
Symbol	Description	Conditions	Device	-5 -4		Units	
				Мах	Мах		
Clock-to-Output	Times						
T _{ICKOFDCM}	When reading from the Output Flip-Flop (OFF), the time from the active transition on the Global Clock pin to data appearing at the Output pin. The DCM is in use.	LVCMOS25 ⁽²⁾ , 12 mA output drive, Fast slew rate, with DCM ⁽³⁾	XC3SD1800A	3.28	3.51	ns	
			XC3SD3400A	3.36	3.82	ns	
T _{ICKOF}	When reading from OFF, the time from the active transition on the Global Clock pin to data appearing at the Output pin. The DCM is not in use.	LVCMOS25 ⁽²⁾ , 12 mA output drive, Fast slew rate, without DCM	XC3SD1800A	5.23	5.58	ns	
			XC3SD3400A	5.51	6.13	ns	

Notes:

1. The numbers in this table are tested using the methodology presented in Table 26 and are based on the operating conditions set forth in Table 7 and Table 10.

2. This clock-to-output time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or a standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data Output. If the former is true, *add* the appropriate Input adjustment from Table 22. If the latter is true, *add* the appropriate Output adjustment from Table 25.

3. DCM output jitter is included in all measurements.

Pin-to-Pin Setup and Hold Times

				Speed		
Symbol	Description	Conditions	Device	-5	-4	Units
				Мах	Мах	-
Setup Times						
T _{PSDCM}	When writing to the Input	LVCMOS25 ⁽²⁾ ,	XC3SD1800A	2.65	3.11	ns
	Flip-Flop (IFF), the time from the setup of data at the Input pin to the active transition at a Global Clock pin. The DCM is in use. No Input Delay is programmed.	IFD_DELAY_VALUE = 0, with DCM ⁽⁴⁾	XC3SD3400A	2.25	2.49	ns
T _{PSFD}	When writing to IFF, the time	LVCMOS25 ⁽²⁾ ,	XC3SD1800A	2.98	3.39	ns
	from the setup of data at the Input pin to an active transition at the Global Clock pin. The DCM is not in use. The Input Delay is programmed.	IFD_DELAY_VALUE = 6, without DCM	XC3SD3400A	2.78	3.08	ns
Hold Times						
T _{PHDCM}	When writing to IFF, the time	LVCMOS25 ⁽³⁾ ,	XC3SD1800A	-0.38	-0.38	ns
	from the active transition at the Global Clock pin to the point when data must be held at the Input pin. The DCM is in use. No Input Delay is programmed.	IFD_DELAY_VALUE = 0, with DCM ⁽⁴⁾	XC3SD3400A	-0.26	-0.26	ns
T _{PHFD}	When writing to IFF, the time	LVCMOS25 ⁽³⁾ , IFD_DELAY_VALUE = 6, without DCM	XC3SD1800A	-0.71	-0.71	ns
	from the active transition at the Global Clock pin to the point when data must be held at the Input pin. The DCM is not in use. The Input Delay is programmed.		XC3SD3400A	-0.65	-0.65	ns

Notes:

1. The numbers in this table are tested using the methodology presented in Table 26 and are based on the operating conditions set forth in Table 7 and Table 10.

2. This setup time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the data Input. If this is true of the Global Clock Input, subtract the appropriate adjustment from Table 22. If this is true of the data Input, add the appropriate Input adjustment from the same table.

3. This hold time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the data Input. If this is true of the Global Clock Input, add the appropriate Input adjustment from Table 22. If this is true of the data Input, subtract the appropriate Input adjustment from the same table. When the hold time is negative, it is possible to change the data before the clock's active edge.

4. DCM output jitter is included in all measurements.

Input Setup and Hold Times

Table 19: Setup and Hold Times for the IOB Input Path

	Description	Conditions	DELAY_ VALUE	Device	Speed		
Symbol					-5	-4	Units
					Min	Min	
Setup Tin	nes						
T _{IOPICK}	Time from the setup of data at the Input	LVCMOS25 ⁽²⁾	IFD_DELAY_VALUE=0	XC3SD1800A	1.65	1.81	ns
	pin to the active transition at the ICLK input of the Input Flip-Flop (IFF). No Input Delay is programmed.			XC3SD3400A	1.51	1.88	ns
T _{IOPICKD}	Time from the setup of data at the Input	LVCMOS25 ⁽²⁾	1	XC3SD1800A	2.09	2.24	ns
	pin to the active transition at the ICLK input of the Input Flip-Flop (IFF). The Input Delay is programmed.		2	XC3SD3400A	2.67	2.83	ns
			3		3.25	3.64	ns
			4		3.75	4.20	ns
			5		3.69	4.16	ns
			6		4.47	5.09	ns
			7		5.27	6.02	ns
			8		5.79	6.63	ns
			1		2.07	2.44	ns
			2		2.57	3.02	ns
			3		3.44	3.81	ns
			4		4.01	4.39	ns
			5		3.89	4.26	ns
			6		4.43	5.08	ns
			7		5.20	5.95	ns
			8		5.70	6.55	ns
Hold Time	25						
T _{IOICKP}	Time from the active transition at the	LVCMOS25 ⁽³⁾	0	XC3SD1800A	-0.63	-0.52	ns
loiora	ICLK input of the Input Flip-Flop (IFF) to the point where data must be held at the Input pin. No Input Delay is programmed.			XC3SD3400A	-0.56	-0.56	ns

	Description	Conditions		Device	Speed		
Symbol			DELAY_ VALUE		-5	-4	Units
			VALUE		Min	Min	
T _{IOICKPD}	Time from the active transition at the	LVCMOS25(3)	1	XC3SD1800A	-1.40	-1.40	ns
	ICLK input of the Input Flip-Flop (IFF) to the point where data must be held at the	-	2		-2.11	-2.11	ns
	Input pin. The Input Delay is		3		-2.48	-2.48	ns
	programmed.		4		-2.77	-2.77	ns
			5		-2.62	-2.62	ns
			6		-3.06	-3.06	ns
			7		-3.42	-3.42	ns
			8	XC3SD3400A	-3.65	-3.65	ns
			1		-1.31	-1.31	ns
			2		-1.88	-1.88	ns
			3		-2.44	-2.44	ns
			4		-2.89	-2.89	ns
			5		-2.83	-2.83	ns
			6		-3.33	-3.33	ns
			7		-3.63	-3.63	ns
			8		-3.96	-3.96	ns
Set/Reset	Pulse Width						
T _{RPW_IOB}	Minimum pulse width to SR control input on IOB	-	-	All	1.33	1.61	ns

Table 19: Setup and Hold Times for the IOB Input Path (Cont'd)

Notes:

- 1. The numbers in this table are tested using the methodology presented in Table 26 and are based on the operating conditions set forth in Table 7 and Table 10.
- 2. This setup time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. If this is true, add the appropriate Input adjustment from Table 22.
- 3. These hold times require adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. If this is true, subtract the appropriate Input adjustment from Table 22. When the hold time is negative, it is possible to change the data before the clock's active edge.

Table 20: Sample Window (Sour	rce Synchronous)
-------------------------------	------------------

Symbol	Description	Мах	Units
T _{SAMP}	Setup and hold capture window of an IOB flip-flop.	 The input capture sample window value is highly specific to a particular application, device, package, I/O standard, I/O placement, DCM usage, and clock buffer. Please consult the appropriate Xilinx Answer Record for application-specific values. Answer Record <u>30879</u> 	ps

Input Propagation Times

Table 21: Propagation Times for the IOB Input Path

	Description	Conditions	DELAY_VALUE	Device	Speed Grade		
Symbol					-5	-4	Unite
					Мах	Max	1
Propaga	tion Times						
T _{IOPI}	The time it takes for data to travel from	LVCMOS25 ⁽²⁾		XC3SD1800A	0.51	0.53	ns
	the Input pin to the I output with no input delay programmed		IBUF_DELAY_VALUE=0	XC3SD3400A	0.73	0.93	ns
T _{IOPID}	The time it takes for data to travel from	LVCMOS25 ⁽²⁾	1	XC3SD1800A	1.29	1.62	ns
	the Input pin to the I output with the input delay programmed		2	_	1.67	2.08	ns
			3		1.92	2.36	ns
			4		2.38	2.89	ns
			5		2.61	3.17	ns
			6		2.98	3.55	ns
			7	_	3.30	3.92	ns
			8	XC3SD3400A	3.63	4.37	ns
			9		3.31	4.02	ns
			10		3.69	4.47	ns
			11		3.94	4.77	ns
			12		4.41	5.27	ns
			13		4.67	5.56	ns
			14		5.03	5.94	ns
			15		5.36	6.31	ns
			16		5.64	6.73	ns
			1		1.56	1.99	ns
			2		1.92	2.44	ns
			3		2.18	2.72	ns
			4		2.66	3.19	ns
			5		2.91	3.43	ns
			6		3.27	3.81	ns
			7		3.59	4.17	ns
			8		3.87	4.58	ns
			9		3.52	4.22	ns
			10		3.87	4.65	ns
			11		4.14	4.94	ns
			12		4.68	5.40	ns
			13		4.93	5.66	ns
			14		5.29	6.06	ns
			15	-	5.61	6.43	ns
			16		5.88	6.80	ns

Table 21	Propagation Times for the IOB Inp	ut Path <i>(Cont'd</i>	1)			
					Speed Grade	
Symbol	Description	Conditions	DELAY_VALUE	Device	-5	-4
					Max	Max
T _{IOPLI}	The time it takes for data to travel from	LVCMOS25 ⁽²⁾	0	XC3SD1800A	1.79	2.04
	the Input pin through the IFF latch to the I output with no input delay programmed			XC3SD3400A	1.65	2.11
T _{IOPLID}	The time it takes for data to travel from	LVCMOS25 ⁽²⁾	1	XC3SD1800A	2.23	2.47
	the Input pin through the IFF latch to the I output with the input delay programmed		2		2.81	3.06
			3		3.39	3.86
			4		3.89	4.43
			5		3.83	4.39
			6		4.61	5.32
			7		5.40	6.24
			8		5.93	6.86
			1	XC3SD3400A	2.21	2.67
			2		2.71	3.25
			3		3.58	4.04
			4		4.15	4.62
			5		4.03	4.49
			6		4.57	5.31
			7		5.34	6.18

pagation Times for the IOR Input Path (Cant'd)

Notes:

The numbers in this table are tested using the methodology presented in Table 26 and are based on the operating conditions set forth in 1. Table 7 and Table 10.

8

This propagation time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. When this is 2. true, add the appropriate Input adjustment from Table 22.

Units

ns

5.84

6.78